Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: c680b77efe
Branches Tags
linux-vybrid_pu...
/
include
/
asm-arm
/
arch-iop32x
/
iop321.h

iop321.h 11 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218 
  1. /*
    2. 

  2.  * linux/include/asm/arch-iop32x/iop321.h
    3. 

  3.  *
    4. 

  4.  * Intel IOP321 Chip definitions
    5. 

  5.  *
    6. 

  6.  * Author: Rory Bolt <rorybolt@pacbell.net>
    7. 

  7.  * Copyright (C) 2002 Rory Bolt
    8. 

  8.  * Copyright (C) 2004 Intel Corp.
    9. 

  9.  *
    10. 

  10.  * This program is free software; you can redistribute it and/or modify
    11. 

  11.  * it under the terms of the GNU General Public License version 2 as
    12. 

  12.  * published by the Free Software Foundation.
    13. 

  13.  */
    14. 

  14. 

  15. #ifndef _IOP321_HW_H_
    16. 

  16. #define _IOP321_HW_H_
    17. 

  17. 

  18. 

  19. /*
    20. 

  20.  * This is needed for mixed drivers that need to work on all
    21. 

  21.  * IOP3xx variants but behave slightly differently on each.
    22. 

  22.  */
    23. 

  23. #ifndef __ASSEMBLY__
    24. 

  24. #define iop_is_321()		1
    25. 

  25. #endif
    26. 

  26. 

  27. /*
    28. 

  28.  * IOP321 chipset registers
    29. 

  29.  */
    30. 

  30. #define IOP321_VIRT_MEM_BASE 0xfeffe000  /* chip virtual mem address*/
    31. 

  31. #define IOP321_PHYS_MEM_BASE 0xffffe000  /* chip physical memory address */
    32. 

  32. #define IOP321_REG_ADDR(reg) (IOP321_VIRT_MEM_BASE | (reg))
    33. 

  33. 

  34. /* Reserved 0x00000000 through 0x000000FF */
    35. 

  35. 

  36. /* Address Translation Unit 0x00000100 through 0x000001FF */
    37. 

  37. 

  38. /* Messaging Unit 0x00000300 through 0x000003FF */
    39. 

  39. 

  40. /* Reserved 0x00000300 through 0x0000030c */
    41. 

  41. #define IOP321_IMR0       (volatile u32 *)IOP321_REG_ADDR(0x00000310)
    42. 

  42. #define IOP321_IMR1       (volatile u32 *)IOP321_REG_ADDR(0x00000314)
    43. 

  43. #define IOP321_OMR0       (volatile u32 *)IOP321_REG_ADDR(0x00000318)
    44. 

  44. #define IOP321_OMR1       (volatile u32 *)IOP321_REG_ADDR(0x0000031C)
    45. 

  45. #define IOP321_IDR        (volatile u32 *)IOP321_REG_ADDR(0x00000320)
    46. 

  46. #define IOP321_IISR       (volatile u32 *)IOP321_REG_ADDR(0x00000324)
    47. 

  47. #define IOP321_IIMR       (volatile u32 *)IOP321_REG_ADDR(0x00000328)
    48. 

  48. #define IOP321_ODR        (volatile u32 *)IOP321_REG_ADDR(0x0000032C)
    49. 

  49. #define IOP321_OISR       (volatile u32 *)IOP321_REG_ADDR(0x00000330)
    50. 

  50. #define IOP321_OIMR       (volatile u32 *)IOP321_REG_ADDR(0x00000334)
    51. 

  51. /* Reserved 0x00000338 through 0x0000034F */
    52. 

  52. #define IOP321_MUCR       (volatile u32 *)IOP321_REG_ADDR(0x00000350)
    53. 

  53. #define IOP321_QBAR       (volatile u32 *)IOP321_REG_ADDR(0x00000354)
    54. 

  54. /* Reserved 0x00000358 through 0x0000035C */
    55. 

  55. #define IOP321_IFHPR      (volatile u32 *)IOP321_REG_ADDR(0x00000360)
    56. 

  56. #define IOP321_IFTPR      (volatile u32 *)IOP321_REG_ADDR(0x00000364)
    57. 

  57. #define IOP321_IPHPR      (volatile u32 *)IOP321_REG_ADDR(0x00000368)
    58. 

  58. #define IOP321_IPTPR      (volatile u32 *)IOP321_REG_ADDR(0x0000036C)
    59. 

  59. #define IOP321_OFHPR      (volatile u32 *)IOP321_REG_ADDR(0x00000370)
    60. 

  60. #define IOP321_OFTPR      (volatile u32 *)IOP321_REG_ADDR(0x00000374)
    61. 

  61. #define IOP321_OPHPR      (volatile u32 *)IOP321_REG_ADDR(0x00000378)
    62. 

  62. #define IOP321_OPTPR      (volatile u32 *)IOP321_REG_ADDR(0x0000037C)
    63. 

  63. #define IOP321_IAR        (volatile u32 *)IOP321_REG_ADDR(0x00000380)
    64. 

  64. 

  65. #define IOP321_IIxR_MASK	0x7f /* masks all */
    66. 

  66. #define IOP321_IIxR_IRI		0x40 /* RC Index Register Interrupt */
    67. 

  67. #define IOP321_IIxR_OFQF	0x20 /* RC Output Free Q Full (ERROR) */
    68. 

  68. #define IOP321_IIxR_ipq		0x10 /* RC Inbound Post Q (post) */
    69. 

  69. #define IOP321_IIxR_ERRDI	0x08 /* RO Error Doorbell Interrupt */
    70. 

  70. #define IOP321_IIxR_IDI		0x04 /* RO Inbound Doorbell Interrupt */
    71. 

  71. #define IOP321_IIxR_IM1		0x02 /* RC Inbound Message 1 Interrupt */
    72. 

  72. #define IOP321_IIxR_IM0		0x01 /* RC Inbound Message 0 Interrupt */
    73. 

  73. 

  74. /* Reserved 0x00000384 through 0x000003FF */
    75. 

  75. 

  76. /* DMA Controller 0x00000400 through 0x000004FF */
    77. 

  77. #define IOP321_DMA0_CCR   (volatile u32 *)IOP321_REG_ADDR(0x00000400)
    78. 

  78. #define IOP321_DMA0_CSR   (volatile u32 *)IOP321_REG_ADDR(0x00000404)
    79. 

  79. #define IOP321_DMA0_DAR   (volatile u32 *)IOP321_REG_ADDR(0x0000040C)
    80. 

  80. #define IOP321_DMA0_NDAR  (volatile u32 *)IOP321_REG_ADDR(0x00000410)
    81. 

  81. #define IOP321_DMA0_PADR  (volatile u32 *)IOP321_REG_ADDR(0x00000414)
    82. 

  82. #define IOP321_DMA0_PUADR (volatile u32 *)IOP321_REG_ADDR(0x00000418)
    83. 

  83. #define IOP321_DMA0_LADR  (volatile u32 *)IOP321_REG_ADDR(0X0000041C)
    84. 

  84. #define IOP321_DMA0_BCR   (volatile u32 *)IOP321_REG_ADDR(0x00000420)
    85. 

  85. #define IOP321_DMA0_DCR   (volatile u32 *)IOP321_REG_ADDR(0x00000424)
    86. 

  86. /* Reserved 0x00000428 through 0x0000043C */
    87. 

  87. #define IOP321_DMA1_CCR   (volatile u32 *)IOP321_REG_ADDR(0x00000440)
    88. 

  88. #define IOP321_DMA1_CSR   (volatile u32 *)IOP321_REG_ADDR(0x00000444)
    89. 

  89. #define IOP321_DMA1_DAR   (volatile u32 *)IOP321_REG_ADDR(0x0000044C)
    90. 

  90. #define IOP321_DMA1_NDAR  (volatile u32 *)IOP321_REG_ADDR(0x00000450)
    91. 

  91. #define IOP321_DMA1_PADR  (volatile u32 *)IOP321_REG_ADDR(0x00000454)
    92. 

  92. #define IOP321_DMA1_PUADR (volatile u32 *)IOP321_REG_ADDR(0x00000458)
    93. 

  93. #define IOP321_DMA1_LADR  (volatile u32 *)IOP321_REG_ADDR(0x0000045C)
    94. 

  94. #define IOP321_DMA1_BCR   (volatile u32 *)IOP321_REG_ADDR(0x00000460)
    95. 

  95. #define IOP321_DMA1_DCR   (volatile u32 *)IOP321_REG_ADDR(0x00000464)
    96. 

  96. /* Reserved 0x00000468 through 0x000004FF */
    97. 

  97. 

  98. /* Memory controller 0x00000500 through 0x0005FF */
    99. 

  99. 

  100. /* Peripheral bus interface unit 0x00000680 through 0x0006FF */
    101. 

  101. #define IOP321_PBCR       (volatile u32 *)IOP321_REG_ADDR(0x00000680)
    102. 

  102. #define IOP321_PBISR      (volatile u32 *)IOP321_REG_ADDR(0x00000684)
    103. 

  103. #define IOP321_PBBAR0     (volatile u32 *)IOP321_REG_ADDR(0x00000688)
    104. 

  104. #define IOP321_PBLR0      (volatile u32 *)IOP321_REG_ADDR(0x0000068C)
    105. 

  105. #define IOP321_PBBAR1     (volatile u32 *)IOP321_REG_ADDR(0x00000690)
    106. 

  106. #define IOP321_PBLR1      (volatile u32 *)IOP321_REG_ADDR(0x00000694)
    107. 

  107. #define IOP321_PBBAR2     (volatile u32 *)IOP321_REG_ADDR(0x00000698)
    108. 

  108. #define IOP321_PBLR2      (volatile u32 *)IOP321_REG_ADDR(0x0000069C)
    109. 

  109. #define IOP321_PBBAR3     (volatile u32 *)IOP321_REG_ADDR(0x000006A0)
    110. 

  110. #define IOP321_PBLR3      (volatile u32 *)IOP321_REG_ADDR(0x000006A4)
    111. 

  111. #define IOP321_PBBAR4     (volatile u32 *)IOP321_REG_ADDR(0x000006A8)
    112. 

  112. #define IOP321_PBLR4      (volatile u32 *)IOP321_REG_ADDR(0x000006AC)
    113. 

  113. #define IOP321_PBBAR5     (volatile u32 *)IOP321_REG_ADDR(0x000006B0)
    114. 

  114. #define IOP321_PBLR5      (volatile u32 *)IOP321_REG_ADDR(0x000006B4)
    115. 

  115. #define IOP321_PBDSCR     (volatile u32 *)IOP321_REG_ADDR(0x000006B8)
    116. 

  116. /* Reserved 0x000006BC */
    117. 

  117. #define IOP321_PMBR0      (volatile u32 *)IOP321_REG_ADDR(0x000006C0)
    118. 

  118. /* Reserved 0x000006C4 through 0x000006DC */
    119. 

  119. #define IOP321_PMBR1      (volatile u32 *)IOP321_REG_ADDR(0x000006E0)
    120. 

  120. #define IOP321_PMBR2      (volatile u32 *)IOP321_REG_ADDR(0x000006E4)
    121. 

  121. 

  122. #define IOP321_PBCR_EN    0x1
    123. 

  123. 

  124. #define IOP321_PBISR_BOOR_ERR 0x1
    125. 

  125. 

  126. /* Peripheral performance monitoring unit 0x00000700 through 0x00077F */
    127. 

  127. #define IOP321_GTMR	(volatile u32 *)IOP321_REG_ADDR(0x00000700)
    128. 

  128. #define IOP321_ESR	(volatile u32 *)IOP321_REG_ADDR(0x00000704)
    129. 

  129. #define IOP321_EMISR	(volatile u32 *)IOP321_REG_ADDR(0x00000708)
    130. 

  130. /* reserved 0x00000070c */
    131. 

  131. #define IOP321_GTSR	(volatile u32 *)IOP321_REG_ADDR(0x00000710)
    132. 

  132. /* PERC0 DOESN'T EXIST - index from 1! */
    133. 

  133. #define IOP321_PERCR0	(volatile u32 *)IOP321_REG_ADDR(0x00000710)
    134. 

  134. 

  135. #define IOP321_GTMR_NGCE	0x04 /* (Not) Global Counter Enable */
    136. 

  136. 

  137. /* Internal arbitration unit 0x00000780 through 0x0007BF */
    138. 

  138. #define IOP321_IACR	(volatile u32 *)IOP321_REG_ADDR(0x00000780)
    139. 

  139. #define IOP321_MTTR1	(volatile u32 *)IOP321_REG_ADDR(0x00000784)
    140. 

  140. #define IOP321_MTTR2	(volatile u32 *)IOP321_REG_ADDR(0x00000788)
    141. 

  141. 

  142. /* General Purpose I/O Registers */
    143. 

  143. #define IOP321_GPOE       (volatile u32 *)IOP321_REG_ADDR(0x000007C4)
    144. 

  144. #define IOP321_GPID       (volatile u32 *)IOP321_REG_ADDR(0x000007C8)
    145. 

  145. #define IOP321_GPOD       (volatile u32 *)IOP321_REG_ADDR(0x000007CC)
    146. 

  146. 

  147. /* Interrupt Controller */
    148. 

  148. #define IOP321_INTCTL     (volatile u32 *)IOP321_REG_ADDR(0x000007D0)
    149. 

  149. #define IOP321_INTSTR     (volatile u32 *)IOP321_REG_ADDR(0x000007D4)
    150. 

  150. #define IOP321_IINTSRC    (volatile u32 *)IOP321_REG_ADDR(0x000007D8)
    151. 

  151. #define IOP321_FINTSRC    (volatile u32 *)IOP321_REG_ADDR(0x000007DC)
    152. 

  152. 

  153. /* Application accelerator unit 0x00000800 - 0x000008FF */
    154. 

  154. #define IOP321_AAU_ACR     (volatile u32 *)IOP321_REG_ADDR(0x00000800)
    155. 

  155. #define IOP321_AAU_ASR     (volatile u32 *)IOP321_REG_ADDR(0x00000804)
    156. 

  156. #define IOP321_AAU_ADAR    (volatile u32 *)IOP321_REG_ADDR(0x00000808)
    157. 

  157. #define IOP321_AAU_ANDAR   (volatile u32 *)IOP321_REG_ADDR(0x0000080C)
    158. 

  158. #define IOP321_AAU_SAR1    (volatile u32 *)IOP321_REG_ADDR(0x00000810)
    159. 

  159. #define IOP321_AAU_SAR2    (volatile u32 *)IOP321_REG_ADDR(0x00000814)
    160. 

  160. #define IOP321_AAU_SAR3    (volatile u32 *)IOP321_REG_ADDR(0x00000818)
    161. 

  161. #define IOP321_AAU_SAR4    (volatile u32 *)IOP321_REG_ADDR(0x0000081C)
    162. 

  162. #define IOP321_AAU_SAR5    (volatile u32 *)IOP321_REG_ADDR(0x0000082C)
    163. 

  163. #define IOP321_AAU_SAR6    (volatile u32 *)IOP321_REG_ADDR(0x00000830)
    164. 

  164. #define IOP321_AAU_SAR7    (volatile u32 *)IOP321_REG_ADDR(0x00000834)
    165. 

  165. #define IOP321_AAU_SAR8    (volatile u32 *)IOP321_REG_ADDR(0x00000838)
    166. 

  166. #define IOP321_AAU_SAR9    (volatile u32 *)IOP321_REG_ADDR(0x00000840)
    167. 

  167. #define IOP321_AAU_SAR10   (volatile u32 *)IOP321_REG_ADDR(0x00000844)
    168. 

  168. #define IOP321_AAU_SAR11   (volatile u32 *)IOP321_REG_ADDR(0x00000848)
    169. 

  169. #define IOP321_AAU_SAR12   (volatile u32 *)IOP321_REG_ADDR(0x0000084C)
    170. 

  170. #define IOP321_AAU_SAR13   (volatile u32 *)IOP321_REG_ADDR(0x00000850)
    171. 

  171. #define IOP321_AAU_SAR14   (volatile u32 *)IOP321_REG_ADDR(0x00000854)
    172. 

  172. #define IOP321_AAU_SAR15   (volatile u32 *)IOP321_REG_ADDR(0x00000858)
    173. 

  173. #define IOP321_AAU_SAR16   (volatile u32 *)IOP321_REG_ADDR(0x0000085C)
    174. 

  174. #define IOP321_AAU_SAR17   (volatile u32 *)IOP321_REG_ADDR(0x00000864)
    175. 

  175. #define IOP321_AAU_SAR18   (volatile u32 *)IOP321_REG_ADDR(0x00000868)
    176. 

  176. #define IOP321_AAU_SAR19   (volatile u32 *)IOP321_REG_ADDR(0x0000086C)
    177. 

  177. #define IOP321_AAU_SAR20   (volatile u32 *)IOP321_REG_ADDR(0x00000870)
    178. 

  178. #define IOP321_AAU_SAR21   (volatile u32 *)IOP321_REG_ADDR(0x00000874)
    179. 

  179. #define IOP321_AAU_SAR22   (volatile u32 *)IOP321_REG_ADDR(0x00000878)
    180. 

  180. #define IOP321_AAU_SAR23   (volatile u32 *)IOP321_REG_ADDR(0x0000087C)
    181. 

  181. #define IOP321_AAU_SAR24   (volatile u32 *)IOP321_REG_ADDR(0x00000880)
    182. 

  182. #define IOP321_AAU_SAR25   (volatile u32 *)IOP321_REG_ADDR(0x00000888)
    183. 

  183. #define IOP321_AAU_SAR26   (volatile u32 *)IOP321_REG_ADDR(0x0000088C)
    184. 

  184. #define IOP321_AAU_SAR27   (volatile u32 *)IOP321_REG_ADDR(0x00000890)
    185. 

  185. #define IOP321_AAU_SAR28   (volatile u32 *)IOP321_REG_ADDR(0x00000894)
    186. 

  186. #define IOP321_AAU_SAR29   (volatile u32 *)IOP321_REG_ADDR(0x00000898)
    187. 

  187. #define IOP321_AAU_SAR30   (volatile u32 *)IOP321_REG_ADDR(0x0000089C)
    188. 

  188. #define IOP321_AAU_SAR31   (volatile u32 *)IOP321_REG_ADDR(0x000008A0)
    189. 

  189. #define IOP321_AAU_SAR32   (volatile u32 *)IOP321_REG_ADDR(0x000008A4)
    190. 

  190. #define IOP321_AAU_DAR     (volatile u32 *)IOP321_REG_ADDR(0x00000820)
    191. 

  191. #define IOP321_AAU_ABCR    (volatile u32 *)IOP321_REG_ADDR(0x00000824)
    192. 

  192. #define IOP321_AAU_ADCR    (volatile u32 *)IOP321_REG_ADDR(0x00000828)
    193. 

  193. #define IOP321_AAU_EDCR0   (volatile u32 *)IOP321_REG_ADDR(0x0000083c)
    194. 

  194. #define IOP321_AAU_EDCR1   (volatile u32 *)IOP321_REG_ADDR(0x00000860)
    195. 

  195. #define IOP321_AAU_EDCR2   (volatile u32 *)IOP321_REG_ADDR(0x00000884)
    196. 

  196. 

  197. 

  198. /* SSP serial port unit 0x00001600 - 0x0000167F */
    199. 

  199. /* I2C bus interface unit 0x00001680 - 0x000016FF */
    200. 

  200. 

  201. /* for I2C bit defs see drivers/i2c/i2c-iop3xx.h */
    202. 

  202. 

  203. /*
    204. 

  204.  * Peripherals that are shared between the iop32x and iop33x but
    205. 

  205.  * located at different addresses.
    206. 

  206.  */
    207. 

  207. #define IOP3XX_GPIO_REG(reg)   (IOP3XX_PERIPHERAL_VIRT_BASE + 0x07c0 + (reg))
    208. 

  208. #define IOP3XX_TIMER_REG(reg)  (IOP3XX_PERIPHERAL_VIRT_BASE + 0x07e0 + (reg))
    209. 

  209. 

  210. #include <asm/hardware/iop3xx.h>
    211. 

  211. 

  212. 

  213. #ifndef __ASSEMBLY__
    214. 

  214. extern void iop321_init_irq(void);
    215. 

  215. extern void iop321_time_init(void);
    216. 

  216. #endif
    217. 

  217. 

  218. #endif // _IOP321_HW_H_
    219.