sdhci.c 31 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261
  1. /*
  2. * linux/drivers/mmc/sdhci.c - Secure Digital Host Controller Interface driver
  3. *
  4. * Copyright (C) 2005-2006 Pierre Ossman, All Rights Reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. /*
  11. * Note that PIO transfer is rather crappy atm. The buffer full/empty
  12. * interrupts aren't reliable so we currently transfer the entire buffer
  13. * directly. Patches to solve the problem are welcome.
  14. */
  15. #include <linux/delay.h>
  16. #include <linux/highmem.h>
  17. #include <linux/pci.h>
  18. #include <linux/dma-mapping.h>
  19. #include <linux/mmc/host.h>
  20. #include <linux/mmc/protocol.h>
  21. #include <asm/scatterlist.h>
  22. #include "sdhci.h"
  23. #define DRIVER_NAME "sdhci"
  24. #define DRIVER_VERSION "0.11"
  25. #define BUGMAIL "<sdhci-devel@list.drzeus.cx>"
  26. #define DBG(f, x...) \
  27. pr_debug(DRIVER_NAME " [%s()]: " f, __func__,## x)
  28. static const struct pci_device_id pci_ids[] __devinitdata = {
  29. /* handle any SD host controller */
  30. {PCI_DEVICE_CLASS((PCI_CLASS_SYSTEM_SDHCI << 8), 0xFFFF00)},
  31. { /* end: all zeroes */ },
  32. };
  33. MODULE_DEVICE_TABLE(pci, pci_ids);
  34. static void sdhci_prepare_data(struct sdhci_host *, struct mmc_data *);
  35. static void sdhci_finish_data(struct sdhci_host *);
  36. static void sdhci_send_command(struct sdhci_host *, struct mmc_command *);
  37. static void sdhci_finish_command(struct sdhci_host *);
  38. static void sdhci_dumpregs(struct sdhci_host *host)
  39. {
  40. printk(KERN_DEBUG DRIVER_NAME ": ============== REGISTER DUMP ==============\n");
  41. printk(KERN_DEBUG DRIVER_NAME ": Sys addr: 0x%08x | Version: 0x%08x\n",
  42. readl(host->ioaddr + SDHCI_DMA_ADDRESS),
  43. readw(host->ioaddr + SDHCI_HOST_VERSION));
  44. printk(KERN_DEBUG DRIVER_NAME ": Blk size: 0x%08x | Blk cnt: 0x%08x\n",
  45. readw(host->ioaddr + SDHCI_BLOCK_SIZE),
  46. readw(host->ioaddr + SDHCI_BLOCK_COUNT));
  47. printk(KERN_DEBUG DRIVER_NAME ": Argument: 0x%08x | Trn mode: 0x%08x\n",
  48. readl(host->ioaddr + SDHCI_ARGUMENT),
  49. readw(host->ioaddr + SDHCI_TRANSFER_MODE));
  50. printk(KERN_DEBUG DRIVER_NAME ": Present: 0x%08x | Host ctl: 0x%08x\n",
  51. readl(host->ioaddr + SDHCI_PRESENT_STATE),
  52. readb(host->ioaddr + SDHCI_HOST_CONTROL));
  53. printk(KERN_DEBUG DRIVER_NAME ": Power: 0x%08x | Blk gap: 0x%08x\n",
  54. readb(host->ioaddr + SDHCI_POWER_CONTROL),
  55. readb(host->ioaddr + SDHCI_BLOCK_GAP_CONTROL));
  56. printk(KERN_DEBUG DRIVER_NAME ": Wake-up: 0x%08x | Clock: 0x%08x\n",
  57. readb(host->ioaddr + SDHCI_WALK_UP_CONTROL),
  58. readw(host->ioaddr + SDHCI_CLOCK_CONTROL));
  59. printk(KERN_DEBUG DRIVER_NAME ": Timeout: 0x%08x | Int stat: 0x%08x\n",
  60. readb(host->ioaddr + SDHCI_TIMEOUT_CONTROL),
  61. readl(host->ioaddr + SDHCI_INT_STATUS));
  62. printk(KERN_DEBUG DRIVER_NAME ": Int enab: 0x%08x | Sig enab: 0x%08x\n",
  63. readl(host->ioaddr + SDHCI_INT_ENABLE),
  64. readl(host->ioaddr + SDHCI_SIGNAL_ENABLE));
  65. printk(KERN_DEBUG DRIVER_NAME ": AC12 err: 0x%08x | Slot int: 0x%08x\n",
  66. readw(host->ioaddr + SDHCI_ACMD12_ERR),
  67. readw(host->ioaddr + SDHCI_SLOT_INT_STATUS));
  68. printk(KERN_DEBUG DRIVER_NAME ": Caps: 0x%08x | Max curr: 0x%08x\n",
  69. readl(host->ioaddr + SDHCI_CAPABILITIES),
  70. readl(host->ioaddr + SDHCI_MAX_CURRENT));
  71. printk(KERN_DEBUG DRIVER_NAME ": ===========================================\n");
  72. }
  73. /*****************************************************************************\
  74. * *
  75. * Low level functions *
  76. * *
  77. \*****************************************************************************/
  78. static void sdhci_reset(struct sdhci_host *host, u8 mask)
  79. {
  80. writeb(mask, host->ioaddr + SDHCI_SOFTWARE_RESET);
  81. if (mask & SDHCI_RESET_ALL) {
  82. host->clock = 0;
  83. mdelay(50);
  84. }
  85. }
  86. static void sdhci_init(struct sdhci_host *host)
  87. {
  88. u32 intmask;
  89. sdhci_reset(host, SDHCI_RESET_ALL);
  90. intmask = ~(SDHCI_INT_CARD_INT | SDHCI_INT_BUF_EMPTY | SDHCI_INT_BUF_FULL);
  91. writel(intmask, host->ioaddr + SDHCI_INT_ENABLE);
  92. writel(intmask, host->ioaddr + SDHCI_SIGNAL_ENABLE);
  93. /* This is unknown magic. */
  94. writeb(0xE, host->ioaddr + SDHCI_TIMEOUT_CONTROL);
  95. }
  96. static void sdhci_activate_led(struct sdhci_host *host)
  97. {
  98. u8 ctrl;
  99. ctrl = readb(host->ioaddr + SDHCI_HOST_CONTROL);
  100. ctrl |= SDHCI_CTRL_LED;
  101. writeb(ctrl, host->ioaddr + SDHCI_HOST_CONTROL);
  102. }
  103. static void sdhci_deactivate_led(struct sdhci_host *host)
  104. {
  105. u8 ctrl;
  106. ctrl = readb(host->ioaddr + SDHCI_HOST_CONTROL);
  107. ctrl &= ~SDHCI_CTRL_LED;
  108. writeb(ctrl, host->ioaddr + SDHCI_HOST_CONTROL);
  109. }
  110. /*****************************************************************************\
  111. * *
  112. * Core functions *
  113. * *
  114. \*****************************************************************************/
  115. static inline char* sdhci_kmap_sg(struct sdhci_host* host)
  116. {
  117. host->mapped_sg = kmap_atomic(host->cur_sg->page, KM_BIO_SRC_IRQ);
  118. return host->mapped_sg + host->cur_sg->offset;
  119. }
  120. static inline void sdhci_kunmap_sg(struct sdhci_host* host)
  121. {
  122. kunmap_atomic(host->mapped_sg, KM_BIO_SRC_IRQ);
  123. }
  124. static inline int sdhci_next_sg(struct sdhci_host* host)
  125. {
  126. /*
  127. * Skip to next SG entry.
  128. */
  129. host->cur_sg++;
  130. host->num_sg--;
  131. /*
  132. * Any entries left?
  133. */
  134. if (host->num_sg > 0) {
  135. host->offset = 0;
  136. host->remain = host->cur_sg->length;
  137. }
  138. return host->num_sg;
  139. }
  140. static void sdhci_transfer_pio(struct sdhci_host *host)
  141. {
  142. char *buffer;
  143. u32 mask;
  144. int bytes, size;
  145. unsigned long max_jiffies;
  146. BUG_ON(!host->data);
  147. if (host->num_sg == 0)
  148. return;
  149. bytes = 0;
  150. if (host->data->flags & MMC_DATA_READ)
  151. mask = SDHCI_DATA_AVAILABLE;
  152. else
  153. mask = SDHCI_SPACE_AVAILABLE;
  154. buffer = sdhci_kmap_sg(host) + host->offset;
  155. /* Transfer shouldn't take more than 5 s */
  156. max_jiffies = jiffies + HZ * 5;
  157. while (host->size > 0) {
  158. if (time_after(jiffies, max_jiffies)) {
  159. printk(KERN_ERR "%s: PIO transfer stalled. "
  160. "Please report this to "
  161. BUGMAIL ".\n", mmc_hostname(host->mmc));
  162. sdhci_dumpregs(host);
  163. sdhci_kunmap_sg(host);
  164. host->data->error = MMC_ERR_FAILED;
  165. sdhci_finish_data(host);
  166. return;
  167. }
  168. if (!(readl(host->ioaddr + SDHCI_PRESENT_STATE) & mask))
  169. continue;
  170. size = min(host->size, host->remain);
  171. if (size >= 4) {
  172. if (host->data->flags & MMC_DATA_READ)
  173. *(u32*)buffer = readl(host->ioaddr + SDHCI_BUFFER);
  174. else
  175. writel(*(u32*)buffer, host->ioaddr + SDHCI_BUFFER);
  176. size = 4;
  177. } else if (size >= 2) {
  178. if (host->data->flags & MMC_DATA_READ)
  179. *(u16*)buffer = readw(host->ioaddr + SDHCI_BUFFER);
  180. else
  181. writew(*(u16*)buffer, host->ioaddr + SDHCI_BUFFER);
  182. size = 2;
  183. } else {
  184. if (host->data->flags & MMC_DATA_READ)
  185. *(u8*)buffer = readb(host->ioaddr + SDHCI_BUFFER);
  186. else
  187. writeb(*(u8*)buffer, host->ioaddr + SDHCI_BUFFER);
  188. size = 1;
  189. }
  190. buffer += size;
  191. host->offset += size;
  192. host->remain -= size;
  193. bytes += size;
  194. host->size -= size;
  195. if (host->remain == 0) {
  196. sdhci_kunmap_sg(host);
  197. if (sdhci_next_sg(host) == 0) {
  198. DBG("PIO transfer: %d bytes\n", bytes);
  199. return;
  200. }
  201. buffer = sdhci_kmap_sg(host);
  202. }
  203. }
  204. sdhci_kunmap_sg(host);
  205. DBG("PIO transfer: %d bytes\n", bytes);
  206. }
  207. static void sdhci_prepare_data(struct sdhci_host *host, struct mmc_data *data)
  208. {
  209. u16 mode;
  210. WARN_ON(host->data);
  211. if (data == NULL) {
  212. writew(0, host->ioaddr + SDHCI_TRANSFER_MODE);
  213. return;
  214. }
  215. DBG("blksz %04x blks %04x flags %08x\n",
  216. 1 << data->blksz_bits, data->blocks, data->flags);
  217. DBG("tsac %d ms nsac %d clk\n",
  218. data->timeout_ns / 1000000, data->timeout_clks);
  219. mode = SDHCI_TRNS_BLK_CNT_EN;
  220. if (data->blocks > 1)
  221. mode |= SDHCI_TRNS_MULTI;
  222. if (data->flags & MMC_DATA_READ)
  223. mode |= SDHCI_TRNS_READ;
  224. if (host->flags & SDHCI_USE_DMA)
  225. mode |= SDHCI_TRNS_DMA;
  226. writew(mode, host->ioaddr + SDHCI_TRANSFER_MODE);
  227. writew(1 << data->blksz_bits, host->ioaddr + SDHCI_BLOCK_SIZE);
  228. writew(data->blocks, host->ioaddr + SDHCI_BLOCK_COUNT);
  229. if (host->flags & SDHCI_USE_DMA) {
  230. int count;
  231. count = pci_map_sg(host->chip->pdev, data->sg, data->sg_len,
  232. (data->flags & MMC_DATA_READ)?PCI_DMA_FROMDEVICE:PCI_DMA_TODEVICE);
  233. BUG_ON(count != 1);
  234. writel(sg_dma_address(data->sg), host->ioaddr + SDHCI_DMA_ADDRESS);
  235. } else {
  236. host->size = (1 << data->blksz_bits) * data->blocks;
  237. host->cur_sg = data->sg;
  238. host->num_sg = data->sg_len;
  239. host->offset = 0;
  240. host->remain = host->cur_sg->length;
  241. }
  242. }
  243. static void sdhci_finish_data(struct sdhci_host *host)
  244. {
  245. struct mmc_data *data;
  246. u32 intmask;
  247. u16 blocks;
  248. BUG_ON(!host->data);
  249. data = host->data;
  250. host->data = NULL;
  251. if (host->flags & SDHCI_USE_DMA) {
  252. pci_unmap_sg(host->chip->pdev, data->sg, data->sg_len,
  253. (data->flags & MMC_DATA_READ)?PCI_DMA_FROMDEVICE:PCI_DMA_TODEVICE);
  254. } else {
  255. intmask = readl(host->ioaddr + SDHCI_SIGNAL_ENABLE);
  256. intmask &= ~(SDHCI_INT_BUF_EMPTY | SDHCI_INT_BUF_FULL);
  257. writel(intmask, host->ioaddr + SDHCI_SIGNAL_ENABLE);
  258. intmask = readl(host->ioaddr + SDHCI_INT_ENABLE);
  259. intmask &= ~(SDHCI_INT_BUF_EMPTY | SDHCI_INT_BUF_FULL);
  260. writel(intmask, host->ioaddr + SDHCI_INT_ENABLE);
  261. }
  262. /*
  263. * Controller doesn't count down when in single block mode.
  264. */
  265. if ((data->blocks == 1) && (data->error == MMC_ERR_NONE))
  266. blocks = 0;
  267. else
  268. blocks = readw(host->ioaddr + SDHCI_BLOCK_COUNT);
  269. data->bytes_xfered = (1 << data->blksz_bits) * (data->blocks - blocks);
  270. if ((data->error == MMC_ERR_NONE) && blocks) {
  271. printk(KERN_ERR "%s: Controller signalled completion even "
  272. "though there were blocks left. Please report this "
  273. "to " BUGMAIL ".\n", mmc_hostname(host->mmc));
  274. data->error = MMC_ERR_FAILED;
  275. }
  276. if (host->size != 0) {
  277. printk(KERN_ERR "%s: %d bytes were left untransferred. "
  278. "Please report this to " BUGMAIL ".\n",
  279. mmc_hostname(host->mmc), host->size);
  280. data->error = MMC_ERR_FAILED;
  281. }
  282. DBG("Ending data transfer (%d bytes)\n", data->bytes_xfered);
  283. if (data->stop) {
  284. /*
  285. * The controller needs a reset of internal state machines
  286. * upon error conditions.
  287. */
  288. if (data->error != MMC_ERR_NONE) {
  289. sdhci_reset(host, SDHCI_RESET_CMD);
  290. sdhci_reset(host, SDHCI_RESET_DATA);
  291. }
  292. sdhci_send_command(host, data->stop);
  293. } else
  294. tasklet_schedule(&host->finish_tasklet);
  295. }
  296. static void sdhci_send_command(struct sdhci_host *host, struct mmc_command *cmd)
  297. {
  298. int flags;
  299. u32 present;
  300. unsigned long max_jiffies;
  301. WARN_ON(host->cmd);
  302. DBG("Sending cmd (%x)\n", cmd->opcode);
  303. /* Wait max 10 ms */
  304. max_jiffies = jiffies + (HZ + 99)/100;
  305. do {
  306. if (time_after(jiffies, max_jiffies)) {
  307. printk(KERN_ERR "%s: Controller never released "
  308. "inhibit bits. Please report this to "
  309. BUGMAIL ".\n", mmc_hostname(host->mmc));
  310. sdhci_dumpregs(host);
  311. cmd->error = MMC_ERR_FAILED;
  312. tasklet_schedule(&host->finish_tasklet);
  313. return;
  314. }
  315. present = readl(host->ioaddr + SDHCI_PRESENT_STATE);
  316. } while (present & (SDHCI_CMD_INHIBIT | SDHCI_DATA_INHIBIT));
  317. mod_timer(&host->timer, jiffies + 10 * HZ);
  318. host->cmd = cmd;
  319. sdhci_prepare_data(host, cmd->data);
  320. writel(cmd->arg, host->ioaddr + SDHCI_ARGUMENT);
  321. if ((cmd->flags & MMC_RSP_136) && (cmd->flags & MMC_RSP_BUSY)) {
  322. printk(KERN_ERR "%s: Unsupported response type! "
  323. "Please report this to " BUGMAIL ".\n",
  324. mmc_hostname(host->mmc));
  325. cmd->error = MMC_ERR_INVALID;
  326. tasklet_schedule(&host->finish_tasklet);
  327. return;
  328. }
  329. if (!(cmd->flags & MMC_RSP_PRESENT))
  330. flags = SDHCI_CMD_RESP_NONE;
  331. else if (cmd->flags & MMC_RSP_136)
  332. flags = SDHCI_CMD_RESP_LONG;
  333. else if (cmd->flags & MMC_RSP_BUSY)
  334. flags = SDHCI_CMD_RESP_SHORT_BUSY;
  335. else
  336. flags = SDHCI_CMD_RESP_SHORT;
  337. if (cmd->flags & MMC_RSP_CRC)
  338. flags |= SDHCI_CMD_CRC;
  339. if (cmd->flags & MMC_RSP_OPCODE)
  340. flags |= SDHCI_CMD_INDEX;
  341. if (cmd->data)
  342. flags |= SDHCI_CMD_DATA;
  343. writel(SDHCI_MAKE_CMD(cmd->opcode, flags),
  344. host->ioaddr + SDHCI_COMMAND);
  345. }
  346. static void sdhci_finish_command(struct sdhci_host *host)
  347. {
  348. int i;
  349. BUG_ON(host->cmd == NULL);
  350. if (host->cmd->flags & MMC_RSP_PRESENT) {
  351. if (host->cmd->flags & MMC_RSP_136) {
  352. /* CRC is stripped so we need to do some shifting. */
  353. for (i = 0;i < 4;i++) {
  354. host->cmd->resp[i] = readl(host->ioaddr +
  355. SDHCI_RESPONSE + (3-i)*4) << 8;
  356. if (i != 3)
  357. host->cmd->resp[i] |=
  358. readb(host->ioaddr +
  359. SDHCI_RESPONSE + (3-i)*4-1);
  360. }
  361. } else {
  362. host->cmd->resp[0] = readl(host->ioaddr + SDHCI_RESPONSE);
  363. }
  364. }
  365. host->cmd->error = MMC_ERR_NONE;
  366. DBG("Ending cmd (%x)\n", host->cmd->opcode);
  367. if (host->cmd->data) {
  368. u32 intmask;
  369. host->data = host->cmd->data;
  370. if (!(host->flags & SDHCI_USE_DMA)) {
  371. /*
  372. * Don't enable the interrupts until now to make sure we
  373. * get stable handling of the FIFO.
  374. */
  375. intmask = readl(host->ioaddr + SDHCI_INT_ENABLE);
  376. intmask |= SDHCI_INT_BUF_EMPTY | SDHCI_INT_BUF_FULL;
  377. writel(intmask, host->ioaddr + SDHCI_INT_ENABLE);
  378. intmask = readl(host->ioaddr + SDHCI_SIGNAL_ENABLE);
  379. intmask |= SDHCI_INT_BUF_EMPTY | SDHCI_INT_BUF_FULL;
  380. writel(intmask, host->ioaddr + SDHCI_SIGNAL_ENABLE);
  381. /*
  382. * The buffer interrupts are to unreliable so we
  383. * start the transfer immediatly.
  384. */
  385. sdhci_transfer_pio(host);
  386. }
  387. } else
  388. tasklet_schedule(&host->finish_tasklet);
  389. host->cmd = NULL;
  390. }
  391. static void sdhci_set_clock(struct sdhci_host *host, unsigned int clock)
  392. {
  393. int div;
  394. u16 clk;
  395. unsigned long max_jiffies;
  396. if (clock == host->clock)
  397. return;
  398. writew(0, host->ioaddr + SDHCI_CLOCK_CONTROL);
  399. if (clock == 0)
  400. goto out;
  401. for (div = 1;div < 256;div *= 2) {
  402. if ((host->max_clk / div) <= clock)
  403. break;
  404. }
  405. div >>= 1;
  406. clk = div << SDHCI_DIVIDER_SHIFT;
  407. clk |= SDHCI_CLOCK_INT_EN;
  408. writew(clk, host->ioaddr + SDHCI_CLOCK_CONTROL);
  409. /* Wait max 10 ms */
  410. max_jiffies = jiffies + (HZ + 99)/100;
  411. do {
  412. if (time_after(jiffies, max_jiffies)) {
  413. printk(KERN_ERR "%s: Internal clock never stabilised. "
  414. "Please report this to " BUGMAIL ".\n",
  415. mmc_hostname(host->mmc));
  416. sdhci_dumpregs(host);
  417. return;
  418. }
  419. clk = readw(host->ioaddr + SDHCI_CLOCK_CONTROL);
  420. } while (!(clk & SDHCI_CLOCK_INT_STABLE));
  421. clk |= SDHCI_CLOCK_CARD_EN;
  422. writew(clk, host->ioaddr + SDHCI_CLOCK_CONTROL);
  423. out:
  424. host->clock = clock;
  425. }
  426. /*****************************************************************************\
  427. * *
  428. * MMC callbacks *
  429. * *
  430. \*****************************************************************************/
  431. static void sdhci_request(struct mmc_host *mmc, struct mmc_request *mrq)
  432. {
  433. struct sdhci_host *host;
  434. unsigned long flags;
  435. host = mmc_priv(mmc);
  436. spin_lock_irqsave(&host->lock, flags);
  437. WARN_ON(host->mrq != NULL);
  438. sdhci_activate_led(host);
  439. host->mrq = mrq;
  440. if (!(readl(host->ioaddr + SDHCI_PRESENT_STATE) & SDHCI_CARD_PRESENT)) {
  441. host->mrq->cmd->error = MMC_ERR_TIMEOUT;
  442. tasklet_schedule(&host->finish_tasklet);
  443. } else
  444. sdhci_send_command(host, mrq->cmd);
  445. spin_unlock_irqrestore(&host->lock, flags);
  446. }
  447. static void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
  448. {
  449. struct sdhci_host *host;
  450. unsigned long flags;
  451. u8 ctrl;
  452. host = mmc_priv(mmc);
  453. spin_lock_irqsave(&host->lock, flags);
  454. DBG("clock %uHz busmode %u powermode %u cs %u Vdd %u width %u\n",
  455. ios->clock, ios->bus_mode, ios->power_mode, ios->chip_select,
  456. ios->vdd, ios->bus_width);
  457. /*
  458. * Reset the chip on each power off.
  459. * Should clear out any weird states.
  460. */
  461. if (ios->power_mode == MMC_POWER_OFF) {
  462. writel(0, host->ioaddr + SDHCI_SIGNAL_ENABLE);
  463. spin_unlock_irqrestore(&host->lock, flags);
  464. sdhci_init(host);
  465. spin_lock_irqsave(&host->lock, flags);
  466. }
  467. sdhci_set_clock(host, ios->clock);
  468. if (ios->power_mode == MMC_POWER_OFF)
  469. writeb(0, host->ioaddr + SDHCI_POWER_CONTROL);
  470. else
  471. writeb(0xFF, host->ioaddr + SDHCI_POWER_CONTROL);
  472. ctrl = readb(host->ioaddr + SDHCI_HOST_CONTROL);
  473. if (ios->bus_width == MMC_BUS_WIDTH_4)
  474. ctrl |= SDHCI_CTRL_4BITBUS;
  475. else
  476. ctrl &= ~SDHCI_CTRL_4BITBUS;
  477. writeb(ctrl, host->ioaddr + SDHCI_HOST_CONTROL);
  478. spin_unlock_irqrestore(&host->lock, flags);
  479. }
  480. static int sdhci_get_ro(struct mmc_host *mmc)
  481. {
  482. struct sdhci_host *host;
  483. unsigned long flags;
  484. int present;
  485. host = mmc_priv(mmc);
  486. spin_lock_irqsave(&host->lock, flags);
  487. present = readl(host->ioaddr + SDHCI_PRESENT_STATE);
  488. spin_unlock_irqrestore(&host->lock, flags);
  489. return !(present & SDHCI_WRITE_PROTECT);
  490. }
  491. static struct mmc_host_ops sdhci_ops = {
  492. .request = sdhci_request,
  493. .set_ios = sdhci_set_ios,
  494. .get_ro = sdhci_get_ro,
  495. };
  496. /*****************************************************************************\
  497. * *
  498. * Tasklets *
  499. * *
  500. \*****************************************************************************/
  501. static void sdhci_tasklet_card(unsigned long param)
  502. {
  503. struct sdhci_host *host;
  504. unsigned long flags;
  505. host = (struct sdhci_host*)param;
  506. spin_lock_irqsave(&host->lock, flags);
  507. if (!(readl(host->ioaddr + SDHCI_PRESENT_STATE) & SDHCI_CARD_PRESENT)) {
  508. if (host->mrq) {
  509. printk(KERN_ERR "%s: Card removed during transfer!\n",
  510. mmc_hostname(host->mmc));
  511. printk(KERN_ERR "%s: Resetting controller.\n",
  512. mmc_hostname(host->mmc));
  513. sdhci_reset(host, SDHCI_RESET_CMD);
  514. sdhci_reset(host, SDHCI_RESET_DATA);
  515. host->mrq->cmd->error = MMC_ERR_FAILED;
  516. tasklet_schedule(&host->finish_tasklet);
  517. }
  518. }
  519. spin_unlock_irqrestore(&host->lock, flags);
  520. mmc_detect_change(host->mmc, msecs_to_jiffies(500));
  521. }
  522. static void sdhci_tasklet_finish(unsigned long param)
  523. {
  524. struct sdhci_host *host;
  525. unsigned long flags;
  526. struct mmc_request *mrq;
  527. host = (struct sdhci_host*)param;
  528. spin_lock_irqsave(&host->lock, flags);
  529. del_timer(&host->timer);
  530. mrq = host->mrq;
  531. DBG("Ending request, cmd (%x)\n", mrq->cmd->opcode);
  532. /*
  533. * The controller needs a reset of internal state machines
  534. * upon error conditions.
  535. */
  536. if ((mrq->cmd->error != MMC_ERR_NONE) ||
  537. (mrq->data && ((mrq->data->error != MMC_ERR_NONE) ||
  538. (mrq->data->stop && (mrq->data->stop->error != MMC_ERR_NONE))))) {
  539. sdhci_reset(host, SDHCI_RESET_CMD);
  540. sdhci_reset(host, SDHCI_RESET_DATA);
  541. }
  542. host->mrq = NULL;
  543. host->cmd = NULL;
  544. host->data = NULL;
  545. sdhci_deactivate_led(host);
  546. spin_unlock_irqrestore(&host->lock, flags);
  547. mmc_request_done(host->mmc, mrq);
  548. }
  549. static void sdhci_timeout_timer(unsigned long data)
  550. {
  551. struct sdhci_host *host;
  552. unsigned long flags;
  553. host = (struct sdhci_host*)data;
  554. spin_lock_irqsave(&host->lock, flags);
  555. if (host->mrq) {
  556. printk(KERN_ERR "%s: Timeout waiting for hardware interrupt. "
  557. "Please report this to " BUGMAIL ".\n",
  558. mmc_hostname(host->mmc));
  559. sdhci_dumpregs(host);
  560. if (host->data) {
  561. host->data->error = MMC_ERR_TIMEOUT;
  562. sdhci_finish_data(host);
  563. } else {
  564. if (host->cmd)
  565. host->cmd->error = MMC_ERR_TIMEOUT;
  566. else
  567. host->mrq->cmd->error = MMC_ERR_TIMEOUT;
  568. tasklet_schedule(&host->finish_tasklet);
  569. }
  570. }
  571. spin_unlock_irqrestore(&host->lock, flags);
  572. }
  573. /*****************************************************************************\
  574. * *
  575. * Interrupt handling *
  576. * *
  577. \*****************************************************************************/
  578. static void sdhci_cmd_irq(struct sdhci_host *host, u32 intmask)
  579. {
  580. BUG_ON(intmask == 0);
  581. if (!host->cmd) {
  582. printk(KERN_ERR "%s: Got command interrupt even though no "
  583. "command operation was in progress.\n",
  584. mmc_hostname(host->mmc));
  585. printk(KERN_ERR "%s: Please report this to " BUGMAIL ".\n",
  586. mmc_hostname(host->mmc));
  587. sdhci_dumpregs(host);
  588. return;
  589. }
  590. if (intmask & SDHCI_INT_RESPONSE)
  591. sdhci_finish_command(host);
  592. else {
  593. if (intmask & SDHCI_INT_TIMEOUT)
  594. host->cmd->error = MMC_ERR_TIMEOUT;
  595. else if (intmask & SDHCI_INT_CRC)
  596. host->cmd->error = MMC_ERR_BADCRC;
  597. else if (intmask & (SDHCI_INT_END_BIT | SDHCI_INT_INDEX))
  598. host->cmd->error = MMC_ERR_FAILED;
  599. else
  600. host->cmd->error = MMC_ERR_INVALID;
  601. tasklet_schedule(&host->finish_tasklet);
  602. }
  603. }
  604. static void sdhci_data_irq(struct sdhci_host *host, u32 intmask)
  605. {
  606. BUG_ON(intmask == 0);
  607. if (!host->data) {
  608. /*
  609. * A data end interrupt is sent together with the response
  610. * for the stop command.
  611. */
  612. if (intmask & SDHCI_INT_DATA_END)
  613. return;
  614. printk(KERN_ERR "%s: Got data interrupt even though no "
  615. "data operation was in progress.\n",
  616. mmc_hostname(host->mmc));
  617. printk(KERN_ERR "%s: Please report this to " BUGMAIL ".\n",
  618. mmc_hostname(host->mmc));
  619. sdhci_dumpregs(host);
  620. return;
  621. }
  622. if (intmask & SDHCI_INT_DATA_TIMEOUT)
  623. host->data->error = MMC_ERR_TIMEOUT;
  624. else if (intmask & SDHCI_INT_DATA_CRC)
  625. host->data->error = MMC_ERR_BADCRC;
  626. else if (intmask & SDHCI_INT_DATA_END_BIT)
  627. host->data->error = MMC_ERR_FAILED;
  628. if (host->data->error != MMC_ERR_NONE)
  629. sdhci_finish_data(host);
  630. else {
  631. if (intmask & (SDHCI_INT_BUF_FULL | SDHCI_INT_BUF_EMPTY))
  632. sdhci_transfer_pio(host);
  633. if (intmask & SDHCI_INT_DATA_END)
  634. sdhci_finish_data(host);
  635. }
  636. }
  637. static irqreturn_t sdhci_irq(int irq, void *dev_id, struct pt_regs *regs)
  638. {
  639. irqreturn_t result;
  640. struct sdhci_host* host = dev_id;
  641. u32 intmask;
  642. spin_lock(&host->lock);
  643. intmask = readl(host->ioaddr + SDHCI_INT_STATUS);
  644. if (!intmask) {
  645. result = IRQ_NONE;
  646. goto out;
  647. }
  648. DBG("*** %s got interrupt: 0x%08x\n", host->slot_descr, intmask);
  649. if (intmask & (SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE))
  650. tasklet_schedule(&host->card_tasklet);
  651. if (intmask & SDHCI_INT_CMD_MASK) {
  652. sdhci_cmd_irq(host, intmask & SDHCI_INT_CMD_MASK);
  653. writel(intmask & SDHCI_INT_CMD_MASK,
  654. host->ioaddr + SDHCI_INT_STATUS);
  655. }
  656. if (intmask & SDHCI_INT_DATA_MASK) {
  657. sdhci_data_irq(host, intmask & SDHCI_INT_DATA_MASK);
  658. writel(intmask & SDHCI_INT_DATA_MASK,
  659. host->ioaddr + SDHCI_INT_STATUS);
  660. }
  661. intmask &= ~(SDHCI_INT_CMD_MASK | SDHCI_INT_DATA_MASK);
  662. if (intmask & SDHCI_INT_CARD_INT) {
  663. printk(KERN_ERR "%s: Unexpected card interrupt. Please "
  664. "report this to " BUGMAIL ".\n",
  665. mmc_hostname(host->mmc));
  666. sdhci_dumpregs(host);
  667. }
  668. if (intmask & SDHCI_INT_BUS_POWER) {
  669. printk(KERN_ERR "%s: Unexpected bus power interrupt. Please "
  670. "report this to " BUGMAIL ".\n",
  671. mmc_hostname(host->mmc));
  672. sdhci_dumpregs(host);
  673. }
  674. if (intmask & SDHCI_INT_ACMD12ERR) {
  675. printk(KERN_ERR "%s: Unexpected auto CMD12 error. Please "
  676. "report this to " BUGMAIL ".\n",
  677. mmc_hostname(host->mmc));
  678. sdhci_dumpregs(host);
  679. writew(~0, host->ioaddr + SDHCI_ACMD12_ERR);
  680. }
  681. if (intmask)
  682. writel(intmask, host->ioaddr + SDHCI_INT_STATUS);
  683. result = IRQ_HANDLED;
  684. out:
  685. spin_unlock(&host->lock);
  686. return result;
  687. }
  688. /*****************************************************************************\
  689. * *
  690. * Suspend/resume *
  691. * *
  692. \*****************************************************************************/
  693. #ifdef CONFIG_PM
  694. static int sdhci_suspend (struct pci_dev *pdev, pm_message_t state)
  695. {
  696. struct sdhci_chip *chip;
  697. int i, ret;
  698. chip = pci_get_drvdata(pdev);
  699. if (!chip)
  700. return 0;
  701. DBG("Suspending...\n");
  702. for (i = 0;i < chip->num_slots;i++) {
  703. if (!chip->hosts[i])
  704. continue;
  705. ret = mmc_suspend_host(chip->hosts[i]->mmc, state);
  706. if (ret) {
  707. for (i--;i >= 0;i--)
  708. mmc_resume_host(chip->hosts[i]->mmc);
  709. return ret;
  710. }
  711. }
  712. pci_save_state(pdev);
  713. pci_enable_wake(pdev, pci_choose_state(pdev, state), 0);
  714. pci_disable_device(pdev);
  715. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  716. return 0;
  717. }
  718. static int sdhci_resume (struct pci_dev *pdev)
  719. {
  720. struct sdhci_chip *chip;
  721. int i, ret;
  722. chip = pci_get_drvdata(pdev);
  723. if (!chip)
  724. return 0;
  725. DBG("Resuming...\n");
  726. pci_set_power_state(pdev, PCI_D0);
  727. pci_restore_state(pdev);
  728. pci_enable_device(pdev);
  729. for (i = 0;i < chip->num_slots;i++) {
  730. if (!chip->hosts[i])
  731. continue;
  732. if (chip->hosts[i]->flags & SDHCI_USE_DMA)
  733. pci_set_master(pdev);
  734. sdhci_init(chip->hosts[i]);
  735. ret = mmc_resume_host(chip->hosts[i]->mmc);
  736. if (ret)
  737. return ret;
  738. }
  739. return 0;
  740. }
  741. #else /* CONFIG_PM */
  742. #define sdhci_suspend NULL
  743. #define sdhci_resume NULL
  744. #endif /* CONFIG_PM */
  745. /*****************************************************************************\
  746. * *
  747. * Device probing/removal *
  748. * *
  749. \*****************************************************************************/
  750. static int __devinit sdhci_probe_slot(struct pci_dev *pdev, int slot)
  751. {
  752. int ret;
  753. struct sdhci_chip *chip;
  754. struct mmc_host *mmc;
  755. struct sdhci_host *host;
  756. u8 first_bar;
  757. unsigned int caps;
  758. chip = pci_get_drvdata(pdev);
  759. BUG_ON(!chip);
  760. ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &first_bar);
  761. if (ret)
  762. return ret;
  763. first_bar &= PCI_SLOT_INFO_FIRST_BAR_MASK;
  764. if (first_bar > 5) {
  765. printk(KERN_ERR DRIVER_NAME ": Invalid first BAR. Aborting.\n");
  766. return -ENODEV;
  767. }
  768. if (!(pci_resource_flags(pdev, first_bar + slot) & IORESOURCE_MEM)) {
  769. printk(KERN_ERR DRIVER_NAME ": BAR is not iomem. Aborting.\n");
  770. return -ENODEV;
  771. }
  772. if (pci_resource_len(pdev, first_bar + slot) != 0x100) {
  773. printk(KERN_ERR DRIVER_NAME ": Invalid iomem size. Aborting.\n");
  774. return -ENODEV;
  775. }
  776. mmc = mmc_alloc_host(sizeof(struct sdhci_host), &pdev->dev);
  777. if (!mmc)
  778. return -ENOMEM;
  779. host = mmc_priv(mmc);
  780. host->mmc = mmc;
  781. host->bar = first_bar + slot;
  782. host->addr = pci_resource_start(pdev, host->bar);
  783. host->irq = pdev->irq;
  784. DBG("slot %d at 0x%08lx, irq %d\n", slot, host->addr, host->irq);
  785. snprintf(host->slot_descr, 20, "sdhci:slot%d", slot);
  786. ret = pci_request_region(pdev, host->bar, host->slot_descr);
  787. if (ret)
  788. goto free;
  789. host->ioaddr = ioremap_nocache(host->addr,
  790. pci_resource_len(pdev, host->bar));
  791. if (!host->ioaddr) {
  792. ret = -ENOMEM;
  793. goto release;
  794. }
  795. caps = readl(host->ioaddr + SDHCI_CAPABILITIES);
  796. if ((caps & SDHCI_CAN_DO_DMA) && ((pdev->class & 0x0000FF) == 0x01))
  797. host->flags |= SDHCI_USE_DMA;
  798. if (host->flags & SDHCI_USE_DMA) {
  799. if (pci_set_dma_mask(pdev, DMA_32BIT_MASK)) {
  800. printk(KERN_WARNING "%s: No suitable DMA available. "
  801. "Falling back to PIO.\n", host->slot_descr);
  802. host->flags &= ~SDHCI_USE_DMA;
  803. }
  804. }
  805. if (host->flags & SDHCI_USE_DMA)
  806. pci_set_master(pdev);
  807. else /* XXX: Hack to get MMC layer to avoid highmem */
  808. pdev->dma_mask = 0;
  809. host->max_clk = (caps & SDHCI_CLOCK_BASE_MASK) >> SDHCI_CLOCK_BASE_SHIFT;
  810. host->max_clk *= 1000000;
  811. /*
  812. * Set host parameters.
  813. */
  814. mmc->ops = &sdhci_ops;
  815. mmc->f_min = host->max_clk / 256;
  816. mmc->f_max = host->max_clk;
  817. mmc->ocr_avail = MMC_VDD_32_33|MMC_VDD_33_34;
  818. mmc->caps = MMC_CAP_4_BIT_DATA;
  819. spin_lock_init(&host->lock);
  820. /*
  821. * Maximum number of segments. Hardware cannot do scatter lists.
  822. */
  823. if (host->flags & SDHCI_USE_DMA)
  824. mmc->max_hw_segs = 1;
  825. else
  826. mmc->max_hw_segs = 16;
  827. mmc->max_phys_segs = 16;
  828. /*
  829. * Maximum number of sectors in one transfer. Limited by sector
  830. * count register.
  831. */
  832. mmc->max_sectors = 0x3FFF;
  833. /*
  834. * Maximum segment size. Could be one segment with the maximum number
  835. * of sectors.
  836. */
  837. mmc->max_seg_size = mmc->max_sectors * 512;
  838. /*
  839. * Init tasklets.
  840. */
  841. tasklet_init(&host->card_tasklet,
  842. sdhci_tasklet_card, (unsigned long)host);
  843. tasklet_init(&host->finish_tasklet,
  844. sdhci_tasklet_finish, (unsigned long)host);
  845. setup_timer(&host->timer, sdhci_timeout_timer, (int)host);
  846. ret = request_irq(host->irq, sdhci_irq, SA_SHIRQ,
  847. host->slot_descr, host);
  848. if (ret)
  849. goto unmap;
  850. sdhci_init(host);
  851. #ifdef CONFIG_MMC_DEBUG
  852. sdhci_dumpregs(host);
  853. #endif
  854. host->chip = chip;
  855. chip->hosts[slot] = host;
  856. mmc_add_host(mmc);
  857. printk(KERN_INFO "%s: SDHCI at 0x%08lx irq %d %s\n", mmc_hostname(mmc),
  858. host->addr, host->irq,
  859. (host->flags & SDHCI_USE_DMA)?"DMA":"PIO");
  860. return 0;
  861. unmap:
  862. tasklet_kill(&host->card_tasklet);
  863. tasklet_kill(&host->finish_tasklet);
  864. iounmap(host->ioaddr);
  865. release:
  866. pci_release_region(pdev, host->bar);
  867. free:
  868. mmc_free_host(mmc);
  869. return ret;
  870. }
  871. static void sdhci_remove_slot(struct pci_dev *pdev, int slot)
  872. {
  873. struct sdhci_chip *chip;
  874. struct mmc_host *mmc;
  875. struct sdhci_host *host;
  876. chip = pci_get_drvdata(pdev);
  877. host = chip->hosts[slot];
  878. mmc = host->mmc;
  879. chip->hosts[slot] = NULL;
  880. mmc_remove_host(mmc);
  881. sdhci_reset(host, SDHCI_RESET_ALL);
  882. free_irq(host->irq, host);
  883. del_timer_sync(&host->timer);
  884. tasklet_kill(&host->card_tasklet);
  885. tasklet_kill(&host->finish_tasklet);
  886. iounmap(host->ioaddr);
  887. pci_release_region(pdev, host->bar);
  888. mmc_free_host(mmc);
  889. }
  890. static int __devinit sdhci_probe(struct pci_dev *pdev,
  891. const struct pci_device_id *ent)
  892. {
  893. int ret, i;
  894. u8 slots;
  895. struct sdhci_chip *chip;
  896. BUG_ON(pdev == NULL);
  897. BUG_ON(ent == NULL);
  898. DBG("found at %s\n", pci_name(pdev));
  899. ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &slots);
  900. if (ret)
  901. return ret;
  902. slots = PCI_SLOT_INFO_SLOTS(slots) + 1;
  903. DBG("found %d slot(s)\n", slots);
  904. if (slots == 0)
  905. return -ENODEV;
  906. ret = pci_enable_device(pdev);
  907. if (ret)
  908. return ret;
  909. chip = kzalloc(sizeof(struct sdhci_chip) +
  910. sizeof(struct sdhci_host*) * slots, GFP_KERNEL);
  911. if (!chip) {
  912. ret = -ENOMEM;
  913. goto err;
  914. }
  915. chip->pdev = pdev;
  916. chip->num_slots = slots;
  917. pci_set_drvdata(pdev, chip);
  918. for (i = 0;i < slots;i++) {
  919. ret = sdhci_probe_slot(pdev, i);
  920. if (ret) {
  921. for (i--;i >= 0;i--)
  922. sdhci_remove_slot(pdev, i);
  923. goto free;
  924. }
  925. }
  926. return 0;
  927. free:
  928. pci_set_drvdata(pdev, NULL);
  929. kfree(chip);
  930. err:
  931. pci_disable_device(pdev);
  932. return ret;
  933. }
  934. static void __devexit sdhci_remove(struct pci_dev *pdev)
  935. {
  936. int i;
  937. struct sdhci_chip *chip;
  938. chip = pci_get_drvdata(pdev);
  939. if (chip) {
  940. for (i = 0;i < chip->num_slots;i++)
  941. sdhci_remove_slot(pdev, i);
  942. pci_set_drvdata(pdev, NULL);
  943. kfree(chip);
  944. }
  945. pci_disable_device(pdev);
  946. }
  947. static struct pci_driver sdhci_driver = {
  948. .name = DRIVER_NAME,
  949. .id_table = pci_ids,
  950. .probe = sdhci_probe,
  951. .remove = __devexit_p(sdhci_remove),
  952. .suspend = sdhci_suspend,
  953. .resume = sdhci_resume,
  954. };
  955. /*****************************************************************************\
  956. * *
  957. * Driver init/exit *
  958. * *
  959. \*****************************************************************************/
  960. static int __init sdhci_drv_init(void)
  961. {
  962. printk(KERN_INFO DRIVER_NAME
  963. ": Secure Digital Host Controller Interface driver, "
  964. DRIVER_VERSION "\n");
  965. printk(KERN_INFO DRIVER_NAME ": Copyright(c) Pierre Ossman\n");
  966. return pci_register_driver(&sdhci_driver);
  967. }
  968. static void __exit sdhci_drv_exit(void)
  969. {
  970. DBG("Exiting\n");
  971. pci_unregister_driver(&sdhci_driver);
  972. }
  973. module_init(sdhci_drv_init);
  974. module_exit(sdhci_drv_exit);
  975. MODULE_AUTHOR("Pierre Ossman <drzeus@drzeus.cx>");
  976. MODULE_DESCRIPTION("Secure Digital Host Controller Interface driver");
  977. MODULE_VERSION(DRIVER_VERSION);
  978. MODULE_LICENSE("GPL");