time.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601
  1. /* linux/arch/sparc/kernel/time.c
  2. *
  3. * Copyright (C) 1995 David S. Miller (davem@davemloft.net)
  4. * Copyright (C) 1996 Thomas K. Dyas (tdyas@eden.rutgers.edu)
  5. *
  6. * Chris Davis (cdavis@cois.on.ca) 03/27/1998
  7. * Added support for the intersil on the sun4/4200
  8. *
  9. * Gleb Raiko (rajko@mech.math.msu.su) 08/18/1998
  10. * Support for MicroSPARC-IIep, PCI CPU.
  11. *
  12. * This file handles the Sparc specific time handling details.
  13. *
  14. * 1997-09-10 Updated NTP code according to technical memorandum Jan '96
  15. * "A Kernel Model for Precision Timekeeping" by Dave Mills
  16. */
  17. #include <linux/errno.h>
  18. #include <linux/module.h>
  19. #include <linux/sched.h>
  20. #include <linux/kernel.h>
  21. #include <linux/param.h>
  22. #include <linux/string.h>
  23. #include <linux/mm.h>
  24. #include <linux/interrupt.h>
  25. #include <linux/time.h>
  26. #include <linux/timex.h>
  27. #include <linux/init.h>
  28. #include <linux/pci.h>
  29. #include <linux/ioport.h>
  30. #include <linux/profile.h>
  31. #include <asm/oplib.h>
  32. #include <asm/timer.h>
  33. #include <asm/mostek.h>
  34. #include <asm/system.h>
  35. #include <asm/irq.h>
  36. #include <asm/io.h>
  37. #include <asm/idprom.h>
  38. #include <asm/machines.h>
  39. #include <asm/sun4paddr.h>
  40. #include <asm/page.h>
  41. #include <asm/pcic.h>
  42. #include <asm/of_device.h>
  43. #include <asm/irq_regs.h>
  44. #include "irq.h"
  45. DEFINE_SPINLOCK(rtc_lock);
  46. static enum sparc_clock_type sp_clock_typ;
  47. DEFINE_SPINLOCK(mostek_lock);
  48. void __iomem *mstk48t02_regs = NULL;
  49. static struct mostek48t08 __iomem *mstk48t08_regs = NULL;
  50. static int set_rtc_mmss(unsigned long);
  51. static int sbus_do_settimeofday(struct timespec *tv);
  52. #ifdef CONFIG_SUN4
  53. struct intersil *intersil_clock;
  54. #define intersil_cmd(intersil_reg, intsil_cmd) intersil_reg->int_cmd_reg = \
  55. (intsil_cmd)
  56. #define intersil_intr(intersil_reg, intsil_cmd) intersil_reg->int_intr_reg = \
  57. (intsil_cmd)
  58. #define intersil_start(intersil_reg) intersil_cmd(intersil_reg, \
  59. ( INTERSIL_START | INTERSIL_32K | INTERSIL_NORMAL | INTERSIL_24H |\
  60. INTERSIL_INTR_ENABLE))
  61. #define intersil_stop(intersil_reg) intersil_cmd(intersil_reg, \
  62. ( INTERSIL_STOP | INTERSIL_32K | INTERSIL_NORMAL | INTERSIL_24H |\
  63. INTERSIL_INTR_ENABLE))
  64. #define intersil_read_intr(intersil_reg, towhere) towhere = \
  65. intersil_reg->int_intr_reg
  66. #endif
  67. unsigned long profile_pc(struct pt_regs *regs)
  68. {
  69. extern char __copy_user_begin[], __copy_user_end[];
  70. extern char __atomic_begin[], __atomic_end[];
  71. extern char __bzero_begin[], __bzero_end[];
  72. unsigned long pc = regs->pc;
  73. if (in_lock_functions(pc) ||
  74. (pc >= (unsigned long) __copy_user_begin &&
  75. pc < (unsigned long) __copy_user_end) ||
  76. (pc >= (unsigned long) __atomic_begin &&
  77. pc < (unsigned long) __atomic_end) ||
  78. (pc >= (unsigned long) __bzero_begin &&
  79. pc < (unsigned long) __bzero_end))
  80. pc = regs->u_regs[UREG_RETPC];
  81. return pc;
  82. }
  83. EXPORT_SYMBOL(profile_pc);
  84. __volatile__ unsigned int *master_l10_counter;
  85. __volatile__ unsigned int *master_l10_limit;
  86. /*
  87. * timer_interrupt() needs to keep up the real-time clock,
  88. * as well as call the "do_timer()" routine every clocktick
  89. */
  90. #define TICK_SIZE (tick_nsec / 1000)
  91. static irqreturn_t timer_interrupt(int dummy, void *dev_id)
  92. {
  93. /* last time the cmos clock got updated */
  94. static long last_rtc_update;
  95. #ifndef CONFIG_SMP
  96. profile_tick(CPU_PROFILING);
  97. #endif
  98. /* Protect counter clear so that do_gettimeoffset works */
  99. write_seqlock(&xtime_lock);
  100. #ifdef CONFIG_SUN4
  101. if((idprom->id_machtype == (SM_SUN4 | SM_4_260)) ||
  102. (idprom->id_machtype == (SM_SUN4 | SM_4_110))) {
  103. int temp;
  104. intersil_read_intr(intersil_clock, temp);
  105. /* re-enable the irq */
  106. enable_pil_irq(10);
  107. }
  108. #endif
  109. clear_clock_irq();
  110. do_timer(1);
  111. /* Determine when to update the Mostek clock. */
  112. if (ntp_synced() &&
  113. xtime.tv_sec > last_rtc_update + 660 &&
  114. (xtime.tv_nsec / 1000) >= 500000 - ((unsigned) TICK_SIZE) / 2 &&
  115. (xtime.tv_nsec / 1000) <= 500000 + ((unsigned) TICK_SIZE) / 2) {
  116. if (set_rtc_mmss(xtime.tv_sec) == 0)
  117. last_rtc_update = xtime.tv_sec;
  118. else
  119. last_rtc_update = xtime.tv_sec - 600; /* do it again in 60 s */
  120. }
  121. write_sequnlock(&xtime_lock);
  122. #ifndef CONFIG_SMP
  123. update_process_times(user_mode(get_irq_regs()));
  124. #endif
  125. return IRQ_HANDLED;
  126. }
  127. /* Kick start a stopped clock (procedure from the Sun NVRAM/hostid FAQ). */
  128. static void __devinit kick_start_clock(void)
  129. {
  130. struct mostek48t02 *regs = (struct mostek48t02 *)mstk48t02_regs;
  131. unsigned char sec;
  132. int i, count;
  133. prom_printf("CLOCK: Clock was stopped. Kick start ");
  134. spin_lock_irq(&mostek_lock);
  135. /* Turn on the kick start bit to start the oscillator. */
  136. regs->creg |= MSTK_CREG_WRITE;
  137. regs->sec &= ~MSTK_STOP;
  138. regs->hour |= MSTK_KICK_START;
  139. regs->creg &= ~MSTK_CREG_WRITE;
  140. spin_unlock_irq(&mostek_lock);
  141. /* Delay to allow the clock oscillator to start. */
  142. sec = MSTK_REG_SEC(regs);
  143. for (i = 0; i < 3; i++) {
  144. while (sec == MSTK_REG_SEC(regs))
  145. for (count = 0; count < 100000; count++)
  146. /* nothing */ ;
  147. prom_printf(".");
  148. sec = regs->sec;
  149. }
  150. prom_printf("\n");
  151. spin_lock_irq(&mostek_lock);
  152. /* Turn off kick start and set a "valid" time and date. */
  153. regs->creg |= MSTK_CREG_WRITE;
  154. regs->hour &= ~MSTK_KICK_START;
  155. MSTK_SET_REG_SEC(regs,0);
  156. MSTK_SET_REG_MIN(regs,0);
  157. MSTK_SET_REG_HOUR(regs,0);
  158. MSTK_SET_REG_DOW(regs,5);
  159. MSTK_SET_REG_DOM(regs,1);
  160. MSTK_SET_REG_MONTH(regs,8);
  161. MSTK_SET_REG_YEAR(regs,1996 - MSTK_YEAR_ZERO);
  162. regs->creg &= ~MSTK_CREG_WRITE;
  163. spin_unlock_irq(&mostek_lock);
  164. /* Ensure the kick start bit is off. If it isn't, turn it off. */
  165. while (regs->hour & MSTK_KICK_START) {
  166. prom_printf("CLOCK: Kick start still on!\n");
  167. spin_lock_irq(&mostek_lock);
  168. regs->creg |= MSTK_CREG_WRITE;
  169. regs->hour &= ~MSTK_KICK_START;
  170. regs->creg &= ~MSTK_CREG_WRITE;
  171. spin_unlock_irq(&mostek_lock);
  172. }
  173. prom_printf("CLOCK: Kick start procedure successful.\n");
  174. }
  175. /* Return nonzero if the clock chip battery is low. */
  176. static inline int has_low_battery(void)
  177. {
  178. struct mostek48t02 *regs = (struct mostek48t02 *)mstk48t02_regs;
  179. unsigned char data1, data2;
  180. spin_lock_irq(&mostek_lock);
  181. data1 = regs->eeprom[0]; /* Read some data. */
  182. regs->eeprom[0] = ~data1; /* Write back the complement. */
  183. data2 = regs->eeprom[0]; /* Read back the complement. */
  184. regs->eeprom[0] = data1; /* Restore the original value. */
  185. spin_unlock_irq(&mostek_lock);
  186. return (data1 == data2); /* Was the write blocked? */
  187. }
  188. static void __devinit mostek_set_system_time(void)
  189. {
  190. unsigned int year, mon, day, hour, min, sec;
  191. struct mostek48t02 *mregs;
  192. mregs = (struct mostek48t02 *)mstk48t02_regs;
  193. if(!mregs) {
  194. prom_printf("Something wrong, clock regs not mapped yet.\n");
  195. prom_halt();
  196. }
  197. spin_lock_irq(&mostek_lock);
  198. mregs->creg |= MSTK_CREG_READ;
  199. sec = MSTK_REG_SEC(mregs);
  200. min = MSTK_REG_MIN(mregs);
  201. hour = MSTK_REG_HOUR(mregs);
  202. day = MSTK_REG_DOM(mregs);
  203. mon = MSTK_REG_MONTH(mregs);
  204. year = MSTK_CVT_YEAR( MSTK_REG_YEAR(mregs) );
  205. xtime.tv_sec = mktime(year, mon, day, hour, min, sec);
  206. xtime.tv_nsec = (INITIAL_JIFFIES % HZ) * (NSEC_PER_SEC / HZ);
  207. set_normalized_timespec(&wall_to_monotonic,
  208. -xtime.tv_sec, -xtime.tv_nsec);
  209. mregs->creg &= ~MSTK_CREG_READ;
  210. spin_unlock_irq(&mostek_lock);
  211. }
  212. /* Probe for the real time clock chip on Sun4 */
  213. static inline void sun4_clock_probe(void)
  214. {
  215. #ifdef CONFIG_SUN4
  216. int temp;
  217. struct resource r;
  218. memset(&r, 0, sizeof(r));
  219. if( idprom->id_machtype == (SM_SUN4 | SM_4_330) ) {
  220. sp_clock_typ = MSTK48T02;
  221. r.start = sun4_clock_physaddr;
  222. mstk48t02_regs = sbus_ioremap(&r, 0,
  223. sizeof(struct mostek48t02), NULL);
  224. mstk48t08_regs = NULL; /* To catch weirdness */
  225. intersil_clock = NULL; /* just in case */
  226. /* Kick start the clock if it is completely stopped. */
  227. if (mostek_read(mstk48t02_regs + MOSTEK_SEC) & MSTK_STOP)
  228. kick_start_clock();
  229. } else if( idprom->id_machtype == (SM_SUN4 | SM_4_260)) {
  230. /* intersil setup code */
  231. printk("Clock: INTERSIL at %8x ",sun4_clock_physaddr);
  232. sp_clock_typ = INTERSIL;
  233. r.start = sun4_clock_physaddr;
  234. intersil_clock = (struct intersil *)
  235. sbus_ioremap(&r, 0, sizeof(*intersil_clock), "intersil");
  236. mstk48t02_regs = 0; /* just be sure */
  237. mstk48t08_regs = NULL; /* ditto */
  238. /* initialise the clock */
  239. intersil_intr(intersil_clock,INTERSIL_INT_100HZ);
  240. intersil_start(intersil_clock);
  241. intersil_read_intr(intersil_clock, temp);
  242. while (!(temp & 0x80))
  243. intersil_read_intr(intersil_clock, temp);
  244. intersil_read_intr(intersil_clock, temp);
  245. while (!(temp & 0x80))
  246. intersil_read_intr(intersil_clock, temp);
  247. intersil_stop(intersil_clock);
  248. }
  249. #endif
  250. }
  251. #ifndef CONFIG_SUN4
  252. static int __devinit clock_probe(struct of_device *op, const struct of_device_id *match)
  253. {
  254. struct device_node *dp = op->node;
  255. const char *model = of_get_property(dp, "model", NULL);
  256. if (!model)
  257. return -ENODEV;
  258. if (!strcmp(model, "mk48t02")) {
  259. sp_clock_typ = MSTK48T02;
  260. /* Map the clock register io area read-only */
  261. mstk48t02_regs = of_ioremap(&op->resource[0], 0,
  262. sizeof(struct mostek48t02),
  263. "mk48t02");
  264. mstk48t08_regs = NULL; /* To catch weirdness */
  265. } else if (!strcmp(model, "mk48t08")) {
  266. sp_clock_typ = MSTK48T08;
  267. mstk48t08_regs = of_ioremap(&op->resource[0], 0,
  268. sizeof(struct mostek48t08),
  269. "mk48t08");
  270. mstk48t02_regs = &mstk48t08_regs->regs;
  271. } else
  272. return -ENODEV;
  273. /* Report a low battery voltage condition. */
  274. if (has_low_battery())
  275. printk(KERN_CRIT "NVRAM: Low battery voltage!\n");
  276. /* Kick start the clock if it is completely stopped. */
  277. if (mostek_read(mstk48t02_regs + MOSTEK_SEC) & MSTK_STOP)
  278. kick_start_clock();
  279. mostek_set_system_time();
  280. return 0;
  281. }
  282. static struct of_device_id clock_match[] = {
  283. {
  284. .name = "eeprom",
  285. },
  286. {},
  287. };
  288. static struct of_platform_driver clock_driver = {
  289. .match_table = clock_match,
  290. .probe = clock_probe,
  291. .driver = {
  292. .name = "clock",
  293. },
  294. };
  295. /* Probe for the mostek real time clock chip. */
  296. static int __init clock_init(void)
  297. {
  298. return of_register_driver(&clock_driver, &of_platform_bus_type);
  299. }
  300. /* Must be after subsys_initcall() so that busses are probed. Must
  301. * be before device_initcall() because things like the RTC driver
  302. * need to see the clock registers.
  303. */
  304. fs_initcall(clock_init);
  305. #endif /* !CONFIG_SUN4 */
  306. static void __init sbus_time_init(void)
  307. {
  308. BTFIXUPSET_CALL(bus_do_settimeofday, sbus_do_settimeofday, BTFIXUPCALL_NORM);
  309. btfixup();
  310. if (ARCH_SUN4)
  311. sun4_clock_probe();
  312. sparc_init_timers(timer_interrupt);
  313. #ifdef CONFIG_SUN4
  314. if(idprom->id_machtype == (SM_SUN4 | SM_4_330)) {
  315. mostek_set_system_time();
  316. } else if(idprom->id_machtype == (SM_SUN4 | SM_4_260) ) {
  317. /* initialise the intersil on sun4 */
  318. unsigned int year, mon, day, hour, min, sec;
  319. int temp;
  320. struct intersil *iregs;
  321. iregs=intersil_clock;
  322. if(!iregs) {
  323. prom_printf("Something wrong, clock regs not mapped yet.\n");
  324. prom_halt();
  325. }
  326. intersil_intr(intersil_clock,INTERSIL_INT_100HZ);
  327. disable_pil_irq(10);
  328. intersil_stop(iregs);
  329. intersil_read_intr(intersil_clock, temp);
  330. temp = iregs->clk.int_csec;
  331. sec = iregs->clk.int_sec;
  332. min = iregs->clk.int_min;
  333. hour = iregs->clk.int_hour;
  334. day = iregs->clk.int_day;
  335. mon = iregs->clk.int_month;
  336. year = MSTK_CVT_YEAR(iregs->clk.int_year);
  337. enable_pil_irq(10);
  338. intersil_start(iregs);
  339. xtime.tv_sec = mktime(year, mon, day, hour, min, sec);
  340. xtime.tv_nsec = (INITIAL_JIFFIES % HZ) * (NSEC_PER_SEC / HZ);
  341. set_normalized_timespec(&wall_to_monotonic,
  342. -xtime.tv_sec, -xtime.tv_nsec);
  343. printk("%u/%u/%u %u:%u:%u\n",day,mon,year,hour,min,sec);
  344. }
  345. #endif
  346. /* Now that OBP ticker has been silenced, it is safe to enable IRQ. */
  347. local_irq_enable();
  348. }
  349. void __init time_init(void)
  350. {
  351. #ifdef CONFIG_PCI
  352. extern void pci_time_init(void);
  353. if (pcic_present()) {
  354. pci_time_init();
  355. return;
  356. }
  357. #endif
  358. sbus_time_init();
  359. }
  360. static inline unsigned long do_gettimeoffset(void)
  361. {
  362. unsigned long val = *master_l10_counter;
  363. unsigned long usec = (val >> 10) & 0x1fffff;
  364. /* Limit hit? */
  365. if (val & 0x80000000)
  366. usec += 1000000 / HZ;
  367. return usec;
  368. }
  369. /* Ok, my cute asm atomicity trick doesn't work anymore.
  370. * There are just too many variables that need to be protected
  371. * now (both members of xtime, et al.)
  372. */
  373. void do_gettimeofday(struct timeval *tv)
  374. {
  375. unsigned long flags;
  376. unsigned long seq;
  377. unsigned long usec, sec;
  378. unsigned long max_ntp_tick = tick_usec - tickadj;
  379. do {
  380. seq = read_seqbegin_irqsave(&xtime_lock, flags);
  381. usec = do_gettimeoffset();
  382. /*
  383. * If time_adjust is negative then NTP is slowing the clock
  384. * so make sure not to go into next possible interval.
  385. * Better to lose some accuracy than have time go backwards..
  386. */
  387. if (unlikely(time_adjust < 0))
  388. usec = min(usec, max_ntp_tick);
  389. sec = xtime.tv_sec;
  390. usec += (xtime.tv_nsec / 1000);
  391. } while (read_seqretry_irqrestore(&xtime_lock, seq, flags));
  392. while (usec >= 1000000) {
  393. usec -= 1000000;
  394. sec++;
  395. }
  396. tv->tv_sec = sec;
  397. tv->tv_usec = usec;
  398. }
  399. EXPORT_SYMBOL(do_gettimeofday);
  400. int do_settimeofday(struct timespec *tv)
  401. {
  402. int ret;
  403. write_seqlock_irq(&xtime_lock);
  404. ret = bus_do_settimeofday(tv);
  405. write_sequnlock_irq(&xtime_lock);
  406. clock_was_set();
  407. return ret;
  408. }
  409. EXPORT_SYMBOL(do_settimeofday);
  410. static int sbus_do_settimeofday(struct timespec *tv)
  411. {
  412. time_t wtm_sec, sec = tv->tv_sec;
  413. long wtm_nsec, nsec = tv->tv_nsec;
  414. if ((unsigned long)tv->tv_nsec >= NSEC_PER_SEC)
  415. return -EINVAL;
  416. /*
  417. * This is revolting. We need to set "xtime" correctly. However, the
  418. * value in this location is the value at the most recent update of
  419. * wall time. Discover what correction gettimeofday() would have
  420. * made, and then undo it!
  421. */
  422. nsec -= 1000 * do_gettimeoffset();
  423. wtm_sec = wall_to_monotonic.tv_sec + (xtime.tv_sec - sec);
  424. wtm_nsec = wall_to_monotonic.tv_nsec + (xtime.tv_nsec - nsec);
  425. set_normalized_timespec(&xtime, sec, nsec);
  426. set_normalized_timespec(&wall_to_monotonic, wtm_sec, wtm_nsec);
  427. ntp_clear();
  428. return 0;
  429. }
  430. /*
  431. * BUG: This routine does not handle hour overflow properly; it just
  432. * sets the minutes. Usually you won't notice until after reboot!
  433. */
  434. static int set_rtc_mmss(unsigned long nowtime)
  435. {
  436. int real_seconds, real_minutes, mostek_minutes;
  437. struct mostek48t02 *regs = (struct mostek48t02 *)mstk48t02_regs;
  438. unsigned long flags;
  439. #ifdef CONFIG_SUN4
  440. struct intersil *iregs = intersil_clock;
  441. int temp;
  442. #endif
  443. /* Not having a register set can lead to trouble. */
  444. if (!regs) {
  445. #ifdef CONFIG_SUN4
  446. if(!iregs)
  447. return -1;
  448. else {
  449. temp = iregs->clk.int_csec;
  450. mostek_minutes = iregs->clk.int_min;
  451. real_seconds = nowtime % 60;
  452. real_minutes = nowtime / 60;
  453. if (((abs(real_minutes - mostek_minutes) + 15)/30) & 1)
  454. real_minutes += 30; /* correct for half hour time zone */
  455. real_minutes %= 60;
  456. if (abs(real_minutes - mostek_minutes) < 30) {
  457. intersil_stop(iregs);
  458. iregs->clk.int_sec=real_seconds;
  459. iregs->clk.int_min=real_minutes;
  460. intersil_start(iregs);
  461. } else {
  462. printk(KERN_WARNING
  463. "set_rtc_mmss: can't update from %d to %d\n",
  464. mostek_minutes, real_minutes);
  465. return -1;
  466. }
  467. return 0;
  468. }
  469. #endif
  470. }
  471. spin_lock_irqsave(&mostek_lock, flags);
  472. /* Read the current RTC minutes. */
  473. regs->creg |= MSTK_CREG_READ;
  474. mostek_minutes = MSTK_REG_MIN(regs);
  475. regs->creg &= ~MSTK_CREG_READ;
  476. /*
  477. * since we're only adjusting minutes and seconds,
  478. * don't interfere with hour overflow. This avoids
  479. * messing with unknown time zones but requires your
  480. * RTC not to be off by more than 15 minutes
  481. */
  482. real_seconds = nowtime % 60;
  483. real_minutes = nowtime / 60;
  484. if (((abs(real_minutes - mostek_minutes) + 15)/30) & 1)
  485. real_minutes += 30; /* correct for half hour time zone */
  486. real_minutes %= 60;
  487. if (abs(real_minutes - mostek_minutes) < 30) {
  488. regs->creg |= MSTK_CREG_WRITE;
  489. MSTK_SET_REG_SEC(regs,real_seconds);
  490. MSTK_SET_REG_MIN(regs,real_minutes);
  491. regs->creg &= ~MSTK_CREG_WRITE;
  492. spin_unlock_irqrestore(&mostek_lock, flags);
  493. return 0;
  494. } else {
  495. spin_unlock_irqrestore(&mostek_lock, flags);
  496. return -1;
  497. }
  498. }