marvell.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594
  1. /*
  2. * drivers/net/phy/marvell.c
  3. *
  4. * Driver for Marvell PHYs
  5. *
  6. * Author: Andy Fleming
  7. *
  8. * Copyright (c) 2004 Freescale Semiconductor, Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. *
  15. */
  16. #include <linux/kernel.h>
  17. #include <linux/string.h>
  18. #include <linux/errno.h>
  19. #include <linux/unistd.h>
  20. #include <linux/slab.h>
  21. #include <linux/interrupt.h>
  22. #include <linux/init.h>
  23. #include <linux/delay.h>
  24. #include <linux/netdevice.h>
  25. #include <linux/etherdevice.h>
  26. #include <linux/skbuff.h>
  27. #include <linux/spinlock.h>
  28. #include <linux/mm.h>
  29. #include <linux/module.h>
  30. #include <linux/mii.h>
  31. #include <linux/ethtool.h>
  32. #include <linux/phy.h>
  33. #include <asm/io.h>
  34. #include <asm/irq.h>
  35. #include <asm/uaccess.h>
  36. #define MII_M1011_IEVENT 0x13
  37. #define MII_M1011_IEVENT_CLEAR 0x0000
  38. #define MII_M1011_IMASK 0x12
  39. #define MII_M1011_IMASK_INIT 0x6400
  40. #define MII_M1011_IMASK_CLEAR 0x0000
  41. #define MII_M1011_PHY_SCR 0x10
  42. #define MII_M1011_PHY_SCR_AUTO_CROSS 0x0060
  43. #define MII_M1145_PHY_EXT_CR 0x14
  44. #define MII_M1145_RGMII_RX_DELAY 0x0080
  45. #define MII_M1145_RGMII_TX_DELAY 0x0002
  46. #define M1145_DEV_FLAGS_RESISTANCE 0x00000001
  47. #define MII_M1111_PHY_LED_CONTROL 0x18
  48. #define MII_M1111_PHY_LED_DIRECT 0x4100
  49. #define MII_M1111_PHY_LED_COMBINE 0x411c
  50. #define MII_M1111_PHY_EXT_CR 0x14
  51. #define MII_M1111_RX_DELAY 0x80
  52. #define MII_M1111_TX_DELAY 0x2
  53. #define MII_M1111_PHY_EXT_SR 0x1b
  54. #define MII_M1111_HWCFG_MODE_MASK 0xf
  55. #define MII_M1111_HWCFG_MODE_COPPER_RGMII 0xb
  56. #define MII_M1111_HWCFG_MODE_FIBER_RGMII 0x3
  57. #define MII_M1111_HWCFG_MODE_SGMII_NO_CLK 0x4
  58. #define MII_M1111_HWCFG_FIBER_COPPER_AUTO 0x8000
  59. #define MII_M1111_HWCFG_FIBER_COPPER_RES 0x2000
  60. #define MII_M1111_COPPER 0
  61. #define MII_M1111_FIBER 1
  62. #define MII_88E1121_PHY_LED_CTRL 16
  63. #define MII_88E1121_PHY_LED_PAGE 3
  64. #define MII_88E1121_PHY_LED_DEF 0x0030
  65. #define MII_88E1121_PHY_PAGE 22
  66. #define MII_M1011_PHY_STATUS 0x11
  67. #define MII_M1011_PHY_STATUS_1000 0x8000
  68. #define MII_M1011_PHY_STATUS_100 0x4000
  69. #define MII_M1011_PHY_STATUS_SPD_MASK 0xc000
  70. #define MII_M1011_PHY_STATUS_FULLDUPLEX 0x2000
  71. #define MII_M1011_PHY_STATUS_RESOLVED 0x0800
  72. #define MII_M1011_PHY_STATUS_LINK 0x0400
  73. MODULE_DESCRIPTION("Marvell PHY driver");
  74. MODULE_AUTHOR("Andy Fleming");
  75. MODULE_LICENSE("GPL");
  76. static int marvell_ack_interrupt(struct phy_device *phydev)
  77. {
  78. int err;
  79. /* Clear the interrupts by reading the reg */
  80. err = phy_read(phydev, MII_M1011_IEVENT);
  81. if (err < 0)
  82. return err;
  83. return 0;
  84. }
  85. static int marvell_config_intr(struct phy_device *phydev)
  86. {
  87. int err;
  88. if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
  89. err = phy_write(phydev, MII_M1011_IMASK, MII_M1011_IMASK_INIT);
  90. else
  91. err = phy_write(phydev, MII_M1011_IMASK, MII_M1011_IMASK_CLEAR);
  92. return err;
  93. }
  94. static int marvell_config_aneg(struct phy_device *phydev)
  95. {
  96. int err;
  97. /* The Marvell PHY has an errata which requires
  98. * that certain registers get written in order
  99. * to restart autonegotiation */
  100. err = phy_write(phydev, MII_BMCR, BMCR_RESET);
  101. if (err < 0)
  102. return err;
  103. err = phy_write(phydev, 0x1d, 0x1f);
  104. if (err < 0)
  105. return err;
  106. err = phy_write(phydev, 0x1e, 0x200c);
  107. if (err < 0)
  108. return err;
  109. err = phy_write(phydev, 0x1d, 0x5);
  110. if (err < 0)
  111. return err;
  112. err = phy_write(phydev, 0x1e, 0);
  113. if (err < 0)
  114. return err;
  115. err = phy_write(phydev, 0x1e, 0x100);
  116. if (err < 0)
  117. return err;
  118. err = phy_write(phydev, MII_M1011_PHY_SCR,
  119. MII_M1011_PHY_SCR_AUTO_CROSS);
  120. if (err < 0)
  121. return err;
  122. err = phy_write(phydev, MII_M1111_PHY_LED_CONTROL,
  123. MII_M1111_PHY_LED_DIRECT);
  124. if (err < 0)
  125. return err;
  126. err = genphy_config_aneg(phydev);
  127. return err;
  128. }
  129. static int m88e1121_config_aneg(struct phy_device *phydev)
  130. {
  131. int err, temp;
  132. err = phy_write(phydev, MII_BMCR, BMCR_RESET);
  133. if (err < 0)
  134. return err;
  135. err = phy_write(phydev, MII_M1011_PHY_SCR,
  136. MII_M1011_PHY_SCR_AUTO_CROSS);
  137. if (err < 0)
  138. return err;
  139. temp = phy_read(phydev, MII_88E1121_PHY_PAGE);
  140. phy_write(phydev, MII_88E1121_PHY_PAGE, MII_88E1121_PHY_LED_PAGE);
  141. phy_write(phydev, MII_88E1121_PHY_LED_CTRL, MII_88E1121_PHY_LED_DEF);
  142. phy_write(phydev, MII_88E1121_PHY_PAGE, temp);
  143. err = genphy_config_aneg(phydev);
  144. return err;
  145. }
  146. static int m88e1111_config_init(struct phy_device *phydev)
  147. {
  148. int err;
  149. int temp;
  150. /* Enable Fiber/Copper auto selection */
  151. temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
  152. temp &= ~MII_M1111_HWCFG_FIBER_COPPER_AUTO;
  153. phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
  154. temp = phy_read(phydev, MII_BMCR);
  155. temp |= BMCR_RESET;
  156. phy_write(phydev, MII_BMCR, temp);
  157. if ((phydev->interface == PHY_INTERFACE_MODE_RGMII) ||
  158. (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) ||
  159. (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID) ||
  160. (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID)) {
  161. temp = phy_read(phydev, MII_M1111_PHY_EXT_CR);
  162. if (temp < 0)
  163. return temp;
  164. if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
  165. temp |= (MII_M1111_RX_DELAY | MII_M1111_TX_DELAY);
  166. } else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID) {
  167. temp &= ~MII_M1111_TX_DELAY;
  168. temp |= MII_M1111_RX_DELAY;
  169. } else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID) {
  170. temp &= ~MII_M1111_RX_DELAY;
  171. temp |= MII_M1111_TX_DELAY;
  172. }
  173. err = phy_write(phydev, MII_M1111_PHY_EXT_CR, temp);
  174. if (err < 0)
  175. return err;
  176. temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
  177. if (temp < 0)
  178. return temp;
  179. temp &= ~(MII_M1111_HWCFG_MODE_MASK);
  180. if (temp & MII_M1111_HWCFG_FIBER_COPPER_RES)
  181. temp |= MII_M1111_HWCFG_MODE_FIBER_RGMII;
  182. else
  183. temp |= MII_M1111_HWCFG_MODE_COPPER_RGMII;
  184. err = phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
  185. if (err < 0)
  186. return err;
  187. }
  188. if (phydev->interface == PHY_INTERFACE_MODE_SGMII) {
  189. temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
  190. if (temp < 0)
  191. return temp;
  192. temp &= ~(MII_M1111_HWCFG_MODE_MASK);
  193. temp |= MII_M1111_HWCFG_MODE_SGMII_NO_CLK;
  194. temp |= MII_M1111_HWCFG_FIBER_COPPER_AUTO;
  195. err = phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
  196. if (err < 0)
  197. return err;
  198. }
  199. err = phy_write(phydev, MII_BMCR, BMCR_RESET);
  200. if (err < 0)
  201. return err;
  202. return 0;
  203. }
  204. static int m88e1118_config_aneg(struct phy_device *phydev)
  205. {
  206. int err;
  207. err = phy_write(phydev, MII_BMCR, BMCR_RESET);
  208. if (err < 0)
  209. return err;
  210. err = phy_write(phydev, MII_M1011_PHY_SCR,
  211. MII_M1011_PHY_SCR_AUTO_CROSS);
  212. if (err < 0)
  213. return err;
  214. err = genphy_config_aneg(phydev);
  215. return 0;
  216. }
  217. static int m88e1118_config_init(struct phy_device *phydev)
  218. {
  219. int err;
  220. /* Change address */
  221. err = phy_write(phydev, 0x16, 0x0002);
  222. if (err < 0)
  223. return err;
  224. /* Enable 1000 Mbit */
  225. err = phy_write(phydev, 0x15, 0x1070);
  226. if (err < 0)
  227. return err;
  228. /* Change address */
  229. err = phy_write(phydev, 0x16, 0x0003);
  230. if (err < 0)
  231. return err;
  232. /* Adjust LED Control */
  233. err = phy_write(phydev, 0x10, 0x021e);
  234. if (err < 0)
  235. return err;
  236. /* Reset address */
  237. err = phy_write(phydev, 0x16, 0x0);
  238. if (err < 0)
  239. return err;
  240. err = phy_write(phydev, MII_BMCR, BMCR_RESET);
  241. if (err < 0)
  242. return err;
  243. return 0;
  244. }
  245. static int m88e1145_config_init(struct phy_device *phydev)
  246. {
  247. int err;
  248. /* Take care of errata E0 & E1 */
  249. err = phy_write(phydev, 0x1d, 0x001b);
  250. if (err < 0)
  251. return err;
  252. err = phy_write(phydev, 0x1e, 0x418f);
  253. if (err < 0)
  254. return err;
  255. err = phy_write(phydev, 0x1d, 0x0016);
  256. if (err < 0)
  257. return err;
  258. err = phy_write(phydev, 0x1e, 0xa2da);
  259. if (err < 0)
  260. return err;
  261. if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
  262. int temp = phy_read(phydev, MII_M1145_PHY_EXT_CR);
  263. if (temp < 0)
  264. return temp;
  265. temp |= (MII_M1145_RGMII_RX_DELAY | MII_M1145_RGMII_TX_DELAY);
  266. err = phy_write(phydev, MII_M1145_PHY_EXT_CR, temp);
  267. if (err < 0)
  268. return err;
  269. if (phydev->dev_flags & M1145_DEV_FLAGS_RESISTANCE) {
  270. err = phy_write(phydev, 0x1d, 0x0012);
  271. if (err < 0)
  272. return err;
  273. temp = phy_read(phydev, 0x1e);
  274. if (temp < 0)
  275. return temp;
  276. temp &= 0xf03f;
  277. temp |= 2 << 9; /* 36 ohm */
  278. temp |= 2 << 6; /* 39 ohm */
  279. err = phy_write(phydev, 0x1e, temp);
  280. if (err < 0)
  281. return err;
  282. err = phy_write(phydev, 0x1d, 0x3);
  283. if (err < 0)
  284. return err;
  285. err = phy_write(phydev, 0x1e, 0x8000);
  286. if (err < 0)
  287. return err;
  288. }
  289. }
  290. return 0;
  291. }
  292. /* marvell_read_status
  293. *
  294. * Generic status code does not detect Fiber correctly!
  295. * Description:
  296. * Check the link, then figure out the current state
  297. * by comparing what we advertise with what the link partner
  298. * advertises. Start by checking the gigabit possibilities,
  299. * then move on to 10/100.
  300. */
  301. static int marvell_read_status(struct phy_device *phydev)
  302. {
  303. int adv;
  304. int err;
  305. int lpa;
  306. int status = 0;
  307. /* Update the link, but return if there
  308. * was an error */
  309. err = genphy_update_link(phydev);
  310. if (err)
  311. return err;
  312. if (AUTONEG_ENABLE == phydev->autoneg) {
  313. status = phy_read(phydev, MII_M1011_PHY_STATUS);
  314. if (status < 0)
  315. return status;
  316. lpa = phy_read(phydev, MII_LPA);
  317. if (lpa < 0)
  318. return lpa;
  319. adv = phy_read(phydev, MII_ADVERTISE);
  320. if (adv < 0)
  321. return adv;
  322. lpa &= adv;
  323. if (status & MII_M1011_PHY_STATUS_FULLDUPLEX)
  324. phydev->duplex = DUPLEX_FULL;
  325. else
  326. phydev->duplex = DUPLEX_HALF;
  327. status = status & MII_M1011_PHY_STATUS_SPD_MASK;
  328. phydev->pause = phydev->asym_pause = 0;
  329. switch (status) {
  330. case MII_M1011_PHY_STATUS_1000:
  331. phydev->speed = SPEED_1000;
  332. break;
  333. case MII_M1011_PHY_STATUS_100:
  334. phydev->speed = SPEED_100;
  335. break;
  336. default:
  337. phydev->speed = SPEED_10;
  338. break;
  339. }
  340. if (phydev->duplex == DUPLEX_FULL) {
  341. phydev->pause = lpa & LPA_PAUSE_CAP ? 1 : 0;
  342. phydev->asym_pause = lpa & LPA_PAUSE_ASYM ? 1 : 0;
  343. }
  344. } else {
  345. int bmcr = phy_read(phydev, MII_BMCR);
  346. if (bmcr < 0)
  347. return bmcr;
  348. if (bmcr & BMCR_FULLDPLX)
  349. phydev->duplex = DUPLEX_FULL;
  350. else
  351. phydev->duplex = DUPLEX_HALF;
  352. if (bmcr & BMCR_SPEED1000)
  353. phydev->speed = SPEED_1000;
  354. else if (bmcr & BMCR_SPEED100)
  355. phydev->speed = SPEED_100;
  356. else
  357. phydev->speed = SPEED_10;
  358. phydev->pause = phydev->asym_pause = 0;
  359. }
  360. return 0;
  361. }
  362. static int m88e1121_did_interrupt(struct phy_device *phydev)
  363. {
  364. int imask;
  365. imask = phy_read(phydev, MII_M1011_IEVENT);
  366. if (imask & MII_M1011_IMASK_INIT)
  367. return 1;
  368. return 0;
  369. }
  370. static struct phy_driver marvell_drivers[] = {
  371. {
  372. .phy_id = 0x01410c60,
  373. .phy_id_mask = 0xfffffff0,
  374. .name = "Marvell 88E1101",
  375. .features = PHY_GBIT_FEATURES,
  376. .flags = PHY_HAS_INTERRUPT,
  377. .config_aneg = &marvell_config_aneg,
  378. .read_status = &genphy_read_status,
  379. .ack_interrupt = &marvell_ack_interrupt,
  380. .config_intr = &marvell_config_intr,
  381. .driver = { .owner = THIS_MODULE },
  382. },
  383. {
  384. .phy_id = 0x01410c90,
  385. .phy_id_mask = 0xfffffff0,
  386. .name = "Marvell 88E1112",
  387. .features = PHY_GBIT_FEATURES,
  388. .flags = PHY_HAS_INTERRUPT,
  389. .config_init = &m88e1111_config_init,
  390. .config_aneg = &marvell_config_aneg,
  391. .read_status = &genphy_read_status,
  392. .ack_interrupt = &marvell_ack_interrupt,
  393. .config_intr = &marvell_config_intr,
  394. .driver = { .owner = THIS_MODULE },
  395. },
  396. {
  397. .phy_id = 0x01410cc0,
  398. .phy_id_mask = 0xfffffff0,
  399. .name = "Marvell 88E1111",
  400. .features = PHY_GBIT_FEATURES,
  401. .flags = PHY_HAS_INTERRUPT,
  402. .config_init = &m88e1111_config_init,
  403. .config_aneg = &marvell_config_aneg,
  404. .read_status = &marvell_read_status,
  405. .ack_interrupt = &marvell_ack_interrupt,
  406. .config_intr = &marvell_config_intr,
  407. .driver = { .owner = THIS_MODULE },
  408. },
  409. {
  410. .phy_id = 0x01410e10,
  411. .phy_id_mask = 0xfffffff0,
  412. .name = "Marvell 88E1118",
  413. .features = PHY_GBIT_FEATURES,
  414. .flags = PHY_HAS_INTERRUPT,
  415. .config_init = &m88e1118_config_init,
  416. .config_aneg = &m88e1118_config_aneg,
  417. .read_status = &genphy_read_status,
  418. .ack_interrupt = &marvell_ack_interrupt,
  419. .config_intr = &marvell_config_intr,
  420. .driver = {.owner = THIS_MODULE,},
  421. },
  422. {
  423. .phy_id = 0x01410cb0,
  424. .phy_id_mask = 0xfffffff0,
  425. .name = "Marvell 88E1121R",
  426. .features = PHY_GBIT_FEATURES,
  427. .flags = PHY_HAS_INTERRUPT,
  428. .config_aneg = &m88e1121_config_aneg,
  429. .read_status = &marvell_read_status,
  430. .ack_interrupt = &marvell_ack_interrupt,
  431. .config_intr = &marvell_config_intr,
  432. .did_interrupt = &m88e1121_did_interrupt,
  433. .driver = { .owner = THIS_MODULE },
  434. },
  435. {
  436. .phy_id = 0x01410cd0,
  437. .phy_id_mask = 0xfffffff0,
  438. .name = "Marvell 88E1145",
  439. .features = PHY_GBIT_FEATURES,
  440. .flags = PHY_HAS_INTERRUPT,
  441. .config_init = &m88e1145_config_init,
  442. .config_aneg = &marvell_config_aneg,
  443. .read_status = &genphy_read_status,
  444. .ack_interrupt = &marvell_ack_interrupt,
  445. .config_intr = &marvell_config_intr,
  446. .driver = { .owner = THIS_MODULE },
  447. },
  448. {
  449. .phy_id = 0x01410e30,
  450. .phy_id_mask = 0xfffffff0,
  451. .name = "Marvell 88E1240",
  452. .features = PHY_GBIT_FEATURES,
  453. .flags = PHY_HAS_INTERRUPT,
  454. .config_init = &m88e1111_config_init,
  455. .config_aneg = &marvell_config_aneg,
  456. .read_status = &genphy_read_status,
  457. .ack_interrupt = &marvell_ack_interrupt,
  458. .config_intr = &marvell_config_intr,
  459. .driver = { .owner = THIS_MODULE },
  460. },
  461. };
  462. static int __init marvell_init(void)
  463. {
  464. int ret;
  465. int i;
  466. for (i = 0; i < ARRAY_SIZE(marvell_drivers); i++) {
  467. ret = phy_driver_register(&marvell_drivers[i]);
  468. if (ret) {
  469. while (i-- > 0)
  470. phy_driver_unregister(&marvell_drivers[i]);
  471. return ret;
  472. }
  473. }
  474. return 0;
  475. }
  476. static void __exit marvell_exit(void)
  477. {
  478. int i;
  479. for (i = 0; i < ARRAY_SIZE(marvell_drivers); i++)
  480. phy_driver_unregister(&marvell_drivers[i]);
  481. }
  482. module_init(marvell_init);
  483. module_exit(marvell_exit);