cputable.c 66 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210
  1. /*
  2. * Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
  3. *
  4. * Modifications for ppc64:
  5. * Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version
  10. * 2 of the License, or (at your option) any later version.
  11. */
  12. #include <linux/string.h>
  13. #include <linux/sched.h>
  14. #include <linux/threads.h>
  15. #include <linux/init.h>
  16. #include <linux/export.h>
  17. #include <asm/oprofile_impl.h>
  18. #include <asm/cputable.h>
  19. #include <asm/prom.h> /* for PTRRELOC on ARCH=ppc */
  20. #include <asm/mmu.h>
  21. #include <asm/setup.h>
  22. struct cpu_spec* cur_cpu_spec = NULL;
  23. EXPORT_SYMBOL(cur_cpu_spec);
  24. /* The platform string corresponding to the real PVR */
  25. const char *powerpc_base_platform;
  26. /* NOTE:
  27. * Unlike ppc32, ppc64 will only call this once for the boot CPU, it's
  28. * the responsibility of the appropriate CPU save/restore functions to
  29. * eventually copy these settings over. Those save/restore aren't yet
  30. * part of the cputable though. That has to be fixed for both ppc32
  31. * and ppc64
  32. */
  33. #ifdef CONFIG_PPC32
  34. extern void __setup_cpu_e200(unsigned long offset, struct cpu_spec* spec);
  35. extern void __setup_cpu_e500v1(unsigned long offset, struct cpu_spec* spec);
  36. extern void __setup_cpu_e500v2(unsigned long offset, struct cpu_spec* spec);
  37. extern void __setup_cpu_e500mc(unsigned long offset, struct cpu_spec* spec);
  38. extern void __setup_cpu_440ep(unsigned long offset, struct cpu_spec* spec);
  39. extern void __setup_cpu_440epx(unsigned long offset, struct cpu_spec* spec);
  40. extern void __setup_cpu_440gx(unsigned long offset, struct cpu_spec* spec);
  41. extern void __setup_cpu_440grx(unsigned long offset, struct cpu_spec* spec);
  42. extern void __setup_cpu_440spe(unsigned long offset, struct cpu_spec* spec);
  43. extern void __setup_cpu_440x5(unsigned long offset, struct cpu_spec* spec);
  44. extern void __setup_cpu_460ex(unsigned long offset, struct cpu_spec* spec);
  45. extern void __setup_cpu_460gt(unsigned long offset, struct cpu_spec* spec);
  46. extern void __setup_cpu_460sx(unsigned long offset, struct cpu_spec *spec);
  47. extern void __setup_cpu_apm821xx(unsigned long offset, struct cpu_spec *spec);
  48. extern void __setup_cpu_603(unsigned long offset, struct cpu_spec* spec);
  49. extern void __setup_cpu_604(unsigned long offset, struct cpu_spec* spec);
  50. extern void __setup_cpu_750(unsigned long offset, struct cpu_spec* spec);
  51. extern void __setup_cpu_750cx(unsigned long offset, struct cpu_spec* spec);
  52. extern void __setup_cpu_750fx(unsigned long offset, struct cpu_spec* spec);
  53. extern void __setup_cpu_7400(unsigned long offset, struct cpu_spec* spec);
  54. extern void __setup_cpu_7410(unsigned long offset, struct cpu_spec* spec);
  55. extern void __setup_cpu_745x(unsigned long offset, struct cpu_spec* spec);
  56. #endif /* CONFIG_PPC32 */
  57. #ifdef CONFIG_PPC64
  58. extern void __setup_cpu_ppc970(unsigned long offset, struct cpu_spec* spec);
  59. extern void __setup_cpu_ppc970MP(unsigned long offset, struct cpu_spec* spec);
  60. extern void __setup_cpu_pa6t(unsigned long offset, struct cpu_spec* spec);
  61. extern void __setup_cpu_a2(unsigned long offset, struct cpu_spec* spec);
  62. extern void __restore_cpu_pa6t(void);
  63. extern void __restore_cpu_ppc970(void);
  64. extern void __setup_cpu_power7(unsigned long offset, struct cpu_spec* spec);
  65. extern void __restore_cpu_power7(void);
  66. extern void __setup_cpu_power8(unsigned long offset, struct cpu_spec* spec);
  67. extern void __restore_cpu_power8(void);
  68. extern void __restore_cpu_a2(void);
  69. #endif /* CONFIG_PPC64 */
  70. #if defined(CONFIG_E500)
  71. extern void __setup_cpu_e5500(unsigned long offset, struct cpu_spec* spec);
  72. extern void __restore_cpu_e5500(void);
  73. #endif /* CONFIG_E500 */
  74. /* This table only contains "desktop" CPUs, it need to be filled with embedded
  75. * ones as well...
  76. */
  77. #define COMMON_USER (PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \
  78. PPC_FEATURE_HAS_MMU)
  79. #define COMMON_USER_PPC64 (COMMON_USER | PPC_FEATURE_64)
  80. #define COMMON_USER_POWER4 (COMMON_USER_PPC64 | PPC_FEATURE_POWER4)
  81. #define COMMON_USER_POWER5 (COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\
  82. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  83. #define COMMON_USER_POWER5_PLUS (COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\
  84. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  85. #define COMMON_USER_POWER6 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\
  86. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  87. PPC_FEATURE_TRUE_LE | \
  88. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  89. #define COMMON_USER_POWER7 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
  90. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  91. PPC_FEATURE_TRUE_LE | \
  92. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  93. #define COMMON_USER_POWER8 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
  94. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  95. PPC_FEATURE_TRUE_LE | \
  96. PPC_FEATURE_PSERIES_PERFMON_COMPAT)
  97. #define COMMON_USER_PA6T (COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\
  98. PPC_FEATURE_TRUE_LE | \
  99. PPC_FEATURE_HAS_ALTIVEC_COMP)
  100. #ifdef CONFIG_PPC_BOOK3E_64
  101. #define COMMON_USER_BOOKE (COMMON_USER_PPC64 | PPC_FEATURE_BOOKE)
  102. #else
  103. #define COMMON_USER_BOOKE (PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \
  104. PPC_FEATURE_BOOKE)
  105. #endif
  106. static struct cpu_spec __initdata cpu_specs[] = {
  107. #ifdef CONFIG_PPC_BOOK3S_64
  108. { /* Power3 */
  109. .pvr_mask = 0xffff0000,
  110. .pvr_value = 0x00400000,
  111. .cpu_name = "POWER3 (630)",
  112. .cpu_features = CPU_FTRS_POWER3,
  113. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  114. .mmu_features = MMU_FTR_HPTE_TABLE,
  115. .icache_bsize = 128,
  116. .dcache_bsize = 128,
  117. .num_pmcs = 8,
  118. .pmc_type = PPC_PMC_IBM,
  119. .oprofile_cpu_type = "ppc64/power3",
  120. .oprofile_type = PPC_OPROFILE_RS64,
  121. .platform = "power3",
  122. },
  123. { /* Power3+ */
  124. .pvr_mask = 0xffff0000,
  125. .pvr_value = 0x00410000,
  126. .cpu_name = "POWER3 (630+)",
  127. .cpu_features = CPU_FTRS_POWER3,
  128. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  129. .mmu_features = MMU_FTR_HPTE_TABLE,
  130. .icache_bsize = 128,
  131. .dcache_bsize = 128,
  132. .num_pmcs = 8,
  133. .pmc_type = PPC_PMC_IBM,
  134. .oprofile_cpu_type = "ppc64/power3",
  135. .oprofile_type = PPC_OPROFILE_RS64,
  136. .platform = "power3",
  137. },
  138. { /* Northstar */
  139. .pvr_mask = 0xffff0000,
  140. .pvr_value = 0x00330000,
  141. .cpu_name = "RS64-II (northstar)",
  142. .cpu_features = CPU_FTRS_RS64,
  143. .cpu_user_features = COMMON_USER_PPC64,
  144. .mmu_features = MMU_FTR_HPTE_TABLE,
  145. .icache_bsize = 128,
  146. .dcache_bsize = 128,
  147. .num_pmcs = 8,
  148. .pmc_type = PPC_PMC_IBM,
  149. .oprofile_cpu_type = "ppc64/rs64",
  150. .oprofile_type = PPC_OPROFILE_RS64,
  151. .platform = "rs64",
  152. },
  153. { /* Pulsar */
  154. .pvr_mask = 0xffff0000,
  155. .pvr_value = 0x00340000,
  156. .cpu_name = "RS64-III (pulsar)",
  157. .cpu_features = CPU_FTRS_RS64,
  158. .cpu_user_features = COMMON_USER_PPC64,
  159. .mmu_features = MMU_FTR_HPTE_TABLE,
  160. .icache_bsize = 128,
  161. .dcache_bsize = 128,
  162. .num_pmcs = 8,
  163. .pmc_type = PPC_PMC_IBM,
  164. .oprofile_cpu_type = "ppc64/rs64",
  165. .oprofile_type = PPC_OPROFILE_RS64,
  166. .platform = "rs64",
  167. },
  168. { /* I-star */
  169. .pvr_mask = 0xffff0000,
  170. .pvr_value = 0x00360000,
  171. .cpu_name = "RS64-III (icestar)",
  172. .cpu_features = CPU_FTRS_RS64,
  173. .cpu_user_features = COMMON_USER_PPC64,
  174. .mmu_features = MMU_FTR_HPTE_TABLE,
  175. .icache_bsize = 128,
  176. .dcache_bsize = 128,
  177. .num_pmcs = 8,
  178. .pmc_type = PPC_PMC_IBM,
  179. .oprofile_cpu_type = "ppc64/rs64",
  180. .oprofile_type = PPC_OPROFILE_RS64,
  181. .platform = "rs64",
  182. },
  183. { /* S-star */
  184. .pvr_mask = 0xffff0000,
  185. .pvr_value = 0x00370000,
  186. .cpu_name = "RS64-IV (sstar)",
  187. .cpu_features = CPU_FTRS_RS64,
  188. .cpu_user_features = COMMON_USER_PPC64,
  189. .mmu_features = MMU_FTR_HPTE_TABLE,
  190. .icache_bsize = 128,
  191. .dcache_bsize = 128,
  192. .num_pmcs = 8,
  193. .pmc_type = PPC_PMC_IBM,
  194. .oprofile_cpu_type = "ppc64/rs64",
  195. .oprofile_type = PPC_OPROFILE_RS64,
  196. .platform = "rs64",
  197. },
  198. { /* Power4 */
  199. .pvr_mask = 0xffff0000,
  200. .pvr_value = 0x00350000,
  201. .cpu_name = "POWER4 (gp)",
  202. .cpu_features = CPU_FTRS_POWER4,
  203. .cpu_user_features = COMMON_USER_POWER4,
  204. .mmu_features = MMU_FTRS_POWER4,
  205. .icache_bsize = 128,
  206. .dcache_bsize = 128,
  207. .num_pmcs = 8,
  208. .pmc_type = PPC_PMC_IBM,
  209. .oprofile_cpu_type = "ppc64/power4",
  210. .oprofile_type = PPC_OPROFILE_POWER4,
  211. .platform = "power4",
  212. },
  213. { /* Power4+ */
  214. .pvr_mask = 0xffff0000,
  215. .pvr_value = 0x00380000,
  216. .cpu_name = "POWER4+ (gq)",
  217. .cpu_features = CPU_FTRS_POWER4,
  218. .cpu_user_features = COMMON_USER_POWER4,
  219. .mmu_features = MMU_FTRS_POWER4,
  220. .icache_bsize = 128,
  221. .dcache_bsize = 128,
  222. .num_pmcs = 8,
  223. .pmc_type = PPC_PMC_IBM,
  224. .oprofile_cpu_type = "ppc64/power4",
  225. .oprofile_type = PPC_OPROFILE_POWER4,
  226. .platform = "power4",
  227. },
  228. { /* PPC970 */
  229. .pvr_mask = 0xffff0000,
  230. .pvr_value = 0x00390000,
  231. .cpu_name = "PPC970",
  232. .cpu_features = CPU_FTRS_PPC970,
  233. .cpu_user_features = COMMON_USER_POWER4 |
  234. PPC_FEATURE_HAS_ALTIVEC_COMP,
  235. .mmu_features = MMU_FTRS_PPC970,
  236. .icache_bsize = 128,
  237. .dcache_bsize = 128,
  238. .num_pmcs = 8,
  239. .pmc_type = PPC_PMC_IBM,
  240. .cpu_setup = __setup_cpu_ppc970,
  241. .cpu_restore = __restore_cpu_ppc970,
  242. .oprofile_cpu_type = "ppc64/970",
  243. .oprofile_type = PPC_OPROFILE_POWER4,
  244. .platform = "ppc970",
  245. },
  246. { /* PPC970FX */
  247. .pvr_mask = 0xffff0000,
  248. .pvr_value = 0x003c0000,
  249. .cpu_name = "PPC970FX",
  250. .cpu_features = CPU_FTRS_PPC970,
  251. .cpu_user_features = COMMON_USER_POWER4 |
  252. PPC_FEATURE_HAS_ALTIVEC_COMP,
  253. .mmu_features = MMU_FTRS_PPC970,
  254. .icache_bsize = 128,
  255. .dcache_bsize = 128,
  256. .num_pmcs = 8,
  257. .pmc_type = PPC_PMC_IBM,
  258. .cpu_setup = __setup_cpu_ppc970,
  259. .cpu_restore = __restore_cpu_ppc970,
  260. .oprofile_cpu_type = "ppc64/970",
  261. .oprofile_type = PPC_OPROFILE_POWER4,
  262. .platform = "ppc970",
  263. },
  264. { /* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */
  265. .pvr_mask = 0xffffffff,
  266. .pvr_value = 0x00440100,
  267. .cpu_name = "PPC970MP",
  268. .cpu_features = CPU_FTRS_PPC970,
  269. .cpu_user_features = COMMON_USER_POWER4 |
  270. PPC_FEATURE_HAS_ALTIVEC_COMP,
  271. .mmu_features = MMU_FTR_HPTE_TABLE,
  272. .icache_bsize = 128,
  273. .dcache_bsize = 128,
  274. .num_pmcs = 8,
  275. .pmc_type = PPC_PMC_IBM,
  276. .cpu_setup = __setup_cpu_ppc970,
  277. .cpu_restore = __restore_cpu_ppc970,
  278. .oprofile_cpu_type = "ppc64/970MP",
  279. .oprofile_type = PPC_OPROFILE_POWER4,
  280. .platform = "ppc970",
  281. },
  282. { /* PPC970MP */
  283. .pvr_mask = 0xffff0000,
  284. .pvr_value = 0x00440000,
  285. .cpu_name = "PPC970MP",
  286. .cpu_features = CPU_FTRS_PPC970,
  287. .cpu_user_features = COMMON_USER_POWER4 |
  288. PPC_FEATURE_HAS_ALTIVEC_COMP,
  289. .mmu_features = MMU_FTRS_PPC970,
  290. .icache_bsize = 128,
  291. .dcache_bsize = 128,
  292. .num_pmcs = 8,
  293. .pmc_type = PPC_PMC_IBM,
  294. .cpu_setup = __setup_cpu_ppc970MP,
  295. .cpu_restore = __restore_cpu_ppc970,
  296. .oprofile_cpu_type = "ppc64/970MP",
  297. .oprofile_type = PPC_OPROFILE_POWER4,
  298. .platform = "ppc970",
  299. },
  300. { /* PPC970GX */
  301. .pvr_mask = 0xffff0000,
  302. .pvr_value = 0x00450000,
  303. .cpu_name = "PPC970GX",
  304. .cpu_features = CPU_FTRS_PPC970,
  305. .cpu_user_features = COMMON_USER_POWER4 |
  306. PPC_FEATURE_HAS_ALTIVEC_COMP,
  307. .mmu_features = MMU_FTRS_PPC970,
  308. .icache_bsize = 128,
  309. .dcache_bsize = 128,
  310. .num_pmcs = 8,
  311. .pmc_type = PPC_PMC_IBM,
  312. .cpu_setup = __setup_cpu_ppc970,
  313. .oprofile_cpu_type = "ppc64/970",
  314. .oprofile_type = PPC_OPROFILE_POWER4,
  315. .platform = "ppc970",
  316. },
  317. { /* Power5 GR */
  318. .pvr_mask = 0xffff0000,
  319. .pvr_value = 0x003a0000,
  320. .cpu_name = "POWER5 (gr)",
  321. .cpu_features = CPU_FTRS_POWER5,
  322. .cpu_user_features = COMMON_USER_POWER5,
  323. .mmu_features = MMU_FTRS_POWER5,
  324. .icache_bsize = 128,
  325. .dcache_bsize = 128,
  326. .num_pmcs = 6,
  327. .pmc_type = PPC_PMC_IBM,
  328. .oprofile_cpu_type = "ppc64/power5",
  329. .oprofile_type = PPC_OPROFILE_POWER4,
  330. /* SIHV / SIPR bits are implemented on POWER4+ (GQ)
  331. * and above but only works on POWER5 and above
  332. */
  333. .oprofile_mmcra_sihv = MMCRA_SIHV,
  334. .oprofile_mmcra_sipr = MMCRA_SIPR,
  335. .platform = "power5",
  336. },
  337. { /* Power5++ */
  338. .pvr_mask = 0xffffff00,
  339. .pvr_value = 0x003b0300,
  340. .cpu_name = "POWER5+ (gs)",
  341. .cpu_features = CPU_FTRS_POWER5,
  342. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  343. .mmu_features = MMU_FTRS_POWER5,
  344. .icache_bsize = 128,
  345. .dcache_bsize = 128,
  346. .num_pmcs = 6,
  347. .oprofile_cpu_type = "ppc64/power5++",
  348. .oprofile_type = PPC_OPROFILE_POWER4,
  349. .oprofile_mmcra_sihv = MMCRA_SIHV,
  350. .oprofile_mmcra_sipr = MMCRA_SIPR,
  351. .platform = "power5+",
  352. },
  353. { /* Power5 GS */
  354. .pvr_mask = 0xffff0000,
  355. .pvr_value = 0x003b0000,
  356. .cpu_name = "POWER5+ (gs)",
  357. .cpu_features = CPU_FTRS_POWER5,
  358. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  359. .mmu_features = MMU_FTRS_POWER5,
  360. .icache_bsize = 128,
  361. .dcache_bsize = 128,
  362. .num_pmcs = 6,
  363. .pmc_type = PPC_PMC_IBM,
  364. .oprofile_cpu_type = "ppc64/power5+",
  365. .oprofile_type = PPC_OPROFILE_POWER4,
  366. .oprofile_mmcra_sihv = MMCRA_SIHV,
  367. .oprofile_mmcra_sipr = MMCRA_SIPR,
  368. .platform = "power5+",
  369. },
  370. { /* POWER6 in P5+ mode; 2.04-compliant processor */
  371. .pvr_mask = 0xffffffff,
  372. .pvr_value = 0x0f000001,
  373. .cpu_name = "POWER5+",
  374. .cpu_features = CPU_FTRS_POWER5,
  375. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  376. .mmu_features = MMU_FTRS_POWER5,
  377. .icache_bsize = 128,
  378. .dcache_bsize = 128,
  379. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  380. .oprofile_type = PPC_OPROFILE_POWER4,
  381. .platform = "power5+",
  382. },
  383. { /* Power6 */
  384. .pvr_mask = 0xffff0000,
  385. .pvr_value = 0x003e0000,
  386. .cpu_name = "POWER6 (raw)",
  387. .cpu_features = CPU_FTRS_POWER6,
  388. .cpu_user_features = COMMON_USER_POWER6 |
  389. PPC_FEATURE_POWER6_EXT,
  390. .mmu_features = MMU_FTRS_POWER6,
  391. .icache_bsize = 128,
  392. .dcache_bsize = 128,
  393. .num_pmcs = 6,
  394. .pmc_type = PPC_PMC_IBM,
  395. .oprofile_cpu_type = "ppc64/power6",
  396. .oprofile_type = PPC_OPROFILE_POWER4,
  397. .oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
  398. .oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
  399. .oprofile_mmcra_clear = POWER6_MMCRA_THRM |
  400. POWER6_MMCRA_OTHER,
  401. .platform = "power6x",
  402. },
  403. { /* 2.05-compliant processor, i.e. Power6 "architected" mode */
  404. .pvr_mask = 0xffffffff,
  405. .pvr_value = 0x0f000002,
  406. .cpu_name = "POWER6 (architected)",
  407. .cpu_features = CPU_FTRS_POWER6,
  408. .cpu_user_features = COMMON_USER_POWER6,
  409. .mmu_features = MMU_FTRS_POWER6,
  410. .icache_bsize = 128,
  411. .dcache_bsize = 128,
  412. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  413. .oprofile_type = PPC_OPROFILE_POWER4,
  414. .platform = "power6",
  415. },
  416. { /* 2.06-compliant processor, i.e. Power7 "architected" mode */
  417. .pvr_mask = 0xffffffff,
  418. .pvr_value = 0x0f000003,
  419. .cpu_name = "POWER7 (architected)",
  420. .cpu_features = CPU_FTRS_POWER7,
  421. .cpu_user_features = COMMON_USER_POWER7,
  422. .mmu_features = MMU_FTRS_POWER7,
  423. .icache_bsize = 128,
  424. .dcache_bsize = 128,
  425. .oprofile_type = PPC_OPROFILE_POWER4,
  426. .oprofile_cpu_type = "ppc64/ibm-compat-v1",
  427. .cpu_setup = __setup_cpu_power7,
  428. .cpu_restore = __restore_cpu_power7,
  429. .platform = "power7",
  430. },
  431. { /* Power7 */
  432. .pvr_mask = 0xffff0000,
  433. .pvr_value = 0x003f0000,
  434. .cpu_name = "POWER7 (raw)",
  435. .cpu_features = CPU_FTRS_POWER7,
  436. .cpu_user_features = COMMON_USER_POWER7,
  437. .mmu_features = MMU_FTRS_POWER7,
  438. .icache_bsize = 128,
  439. .dcache_bsize = 128,
  440. .num_pmcs = 6,
  441. .pmc_type = PPC_PMC_IBM,
  442. .oprofile_cpu_type = "ppc64/power7",
  443. .oprofile_type = PPC_OPROFILE_POWER4,
  444. .cpu_setup = __setup_cpu_power7,
  445. .cpu_restore = __restore_cpu_power7,
  446. .platform = "power7",
  447. },
  448. { /* Power7+ */
  449. .pvr_mask = 0xffff0000,
  450. .pvr_value = 0x004A0000,
  451. .cpu_name = "POWER7+ (raw)",
  452. .cpu_features = CPU_FTRS_POWER7,
  453. .cpu_user_features = COMMON_USER_POWER7,
  454. .mmu_features = MMU_FTRS_POWER7,
  455. .icache_bsize = 128,
  456. .dcache_bsize = 128,
  457. .num_pmcs = 6,
  458. .pmc_type = PPC_PMC_IBM,
  459. .oprofile_cpu_type = "ppc64/power7",
  460. .oprofile_type = PPC_OPROFILE_POWER4,
  461. .cpu_setup = __setup_cpu_power7,
  462. .cpu_restore = __restore_cpu_power7,
  463. .platform = "power7+",
  464. },
  465. { /* Power8 */
  466. .pvr_mask = 0xffff0000,
  467. .pvr_value = 0x004b0000,
  468. .cpu_name = "POWER8 (raw)",
  469. .cpu_features = CPU_FTRS_POWER8,
  470. .cpu_user_features = COMMON_USER_POWER8,
  471. .mmu_features = MMU_FTRS_POWER8,
  472. .icache_bsize = 128,
  473. .dcache_bsize = 128,
  474. .num_pmcs = 6,
  475. .pmc_type = PPC_PMC_IBM,
  476. .oprofile_cpu_type = "ppc64/power8",
  477. .oprofile_type = PPC_OPROFILE_POWER4,
  478. .cpu_setup = __setup_cpu_power8,
  479. .cpu_restore = __restore_cpu_power8,
  480. .platform = "power8",
  481. },
  482. { /* Cell Broadband Engine */
  483. .pvr_mask = 0xffff0000,
  484. .pvr_value = 0x00700000,
  485. .cpu_name = "Cell Broadband Engine",
  486. .cpu_features = CPU_FTRS_CELL,
  487. .cpu_user_features = COMMON_USER_PPC64 |
  488. PPC_FEATURE_CELL | PPC_FEATURE_HAS_ALTIVEC_COMP |
  489. PPC_FEATURE_SMT,
  490. .mmu_features = MMU_FTRS_CELL,
  491. .icache_bsize = 128,
  492. .dcache_bsize = 128,
  493. .num_pmcs = 4,
  494. .pmc_type = PPC_PMC_IBM,
  495. .oprofile_cpu_type = "ppc64/cell-be",
  496. .oprofile_type = PPC_OPROFILE_CELL,
  497. .platform = "ppc-cell-be",
  498. },
  499. { /* PA Semi PA6T */
  500. .pvr_mask = 0x7fff0000,
  501. .pvr_value = 0x00900000,
  502. .cpu_name = "PA6T",
  503. .cpu_features = CPU_FTRS_PA6T,
  504. .cpu_user_features = COMMON_USER_PA6T,
  505. .mmu_features = MMU_FTRS_PA6T,
  506. .icache_bsize = 64,
  507. .dcache_bsize = 64,
  508. .num_pmcs = 6,
  509. .pmc_type = PPC_PMC_PA6T,
  510. .cpu_setup = __setup_cpu_pa6t,
  511. .cpu_restore = __restore_cpu_pa6t,
  512. .oprofile_cpu_type = "ppc64/pa6t",
  513. .oprofile_type = PPC_OPROFILE_PA6T,
  514. .platform = "pa6t",
  515. },
  516. { /* default match */
  517. .pvr_mask = 0x00000000,
  518. .pvr_value = 0x00000000,
  519. .cpu_name = "POWER4 (compatible)",
  520. .cpu_features = CPU_FTRS_COMPATIBLE,
  521. .cpu_user_features = COMMON_USER_PPC64,
  522. .mmu_features = MMU_FTRS_DEFAULT_HPTE_ARCH_V2,
  523. .icache_bsize = 128,
  524. .dcache_bsize = 128,
  525. .num_pmcs = 6,
  526. .pmc_type = PPC_PMC_IBM,
  527. .platform = "power4",
  528. }
  529. #endif /* CONFIG_PPC_BOOK3S_64 */
  530. #ifdef CONFIG_PPC32
  531. #if CLASSIC_PPC
  532. { /* 601 */
  533. .pvr_mask = 0xffff0000,
  534. .pvr_value = 0x00010000,
  535. .cpu_name = "601",
  536. .cpu_features = CPU_FTRS_PPC601,
  537. .cpu_user_features = COMMON_USER | PPC_FEATURE_601_INSTR |
  538. PPC_FEATURE_UNIFIED_CACHE | PPC_FEATURE_NO_TB,
  539. .mmu_features = MMU_FTR_HPTE_TABLE,
  540. .icache_bsize = 32,
  541. .dcache_bsize = 32,
  542. .machine_check = machine_check_generic,
  543. .platform = "ppc601",
  544. },
  545. { /* 603 */
  546. .pvr_mask = 0xffff0000,
  547. .pvr_value = 0x00030000,
  548. .cpu_name = "603",
  549. .cpu_features = CPU_FTRS_603,
  550. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  551. .mmu_features = 0,
  552. .icache_bsize = 32,
  553. .dcache_bsize = 32,
  554. .cpu_setup = __setup_cpu_603,
  555. .machine_check = machine_check_generic,
  556. .platform = "ppc603",
  557. },
  558. { /* 603e */
  559. .pvr_mask = 0xffff0000,
  560. .pvr_value = 0x00060000,
  561. .cpu_name = "603e",
  562. .cpu_features = CPU_FTRS_603,
  563. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  564. .mmu_features = 0,
  565. .icache_bsize = 32,
  566. .dcache_bsize = 32,
  567. .cpu_setup = __setup_cpu_603,
  568. .machine_check = machine_check_generic,
  569. .platform = "ppc603",
  570. },
  571. { /* 603ev */
  572. .pvr_mask = 0xffff0000,
  573. .pvr_value = 0x00070000,
  574. .cpu_name = "603ev",
  575. .cpu_features = CPU_FTRS_603,
  576. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  577. .mmu_features = 0,
  578. .icache_bsize = 32,
  579. .dcache_bsize = 32,
  580. .cpu_setup = __setup_cpu_603,
  581. .machine_check = machine_check_generic,
  582. .platform = "ppc603",
  583. },
  584. { /* 604 */
  585. .pvr_mask = 0xffff0000,
  586. .pvr_value = 0x00040000,
  587. .cpu_name = "604",
  588. .cpu_features = CPU_FTRS_604,
  589. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  590. .mmu_features = MMU_FTR_HPTE_TABLE,
  591. .icache_bsize = 32,
  592. .dcache_bsize = 32,
  593. .num_pmcs = 2,
  594. .cpu_setup = __setup_cpu_604,
  595. .machine_check = machine_check_generic,
  596. .platform = "ppc604",
  597. },
  598. { /* 604e */
  599. .pvr_mask = 0xfffff000,
  600. .pvr_value = 0x00090000,
  601. .cpu_name = "604e",
  602. .cpu_features = CPU_FTRS_604,
  603. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  604. .mmu_features = MMU_FTR_HPTE_TABLE,
  605. .icache_bsize = 32,
  606. .dcache_bsize = 32,
  607. .num_pmcs = 4,
  608. .cpu_setup = __setup_cpu_604,
  609. .machine_check = machine_check_generic,
  610. .platform = "ppc604",
  611. },
  612. { /* 604r */
  613. .pvr_mask = 0xffff0000,
  614. .pvr_value = 0x00090000,
  615. .cpu_name = "604r",
  616. .cpu_features = CPU_FTRS_604,
  617. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  618. .mmu_features = MMU_FTR_HPTE_TABLE,
  619. .icache_bsize = 32,
  620. .dcache_bsize = 32,
  621. .num_pmcs = 4,
  622. .cpu_setup = __setup_cpu_604,
  623. .machine_check = machine_check_generic,
  624. .platform = "ppc604",
  625. },
  626. { /* 604ev */
  627. .pvr_mask = 0xffff0000,
  628. .pvr_value = 0x000a0000,
  629. .cpu_name = "604ev",
  630. .cpu_features = CPU_FTRS_604,
  631. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  632. .mmu_features = MMU_FTR_HPTE_TABLE,
  633. .icache_bsize = 32,
  634. .dcache_bsize = 32,
  635. .num_pmcs = 4,
  636. .cpu_setup = __setup_cpu_604,
  637. .machine_check = machine_check_generic,
  638. .platform = "ppc604",
  639. },
  640. { /* 740/750 (0x4202, don't support TAU ?) */
  641. .pvr_mask = 0xffffffff,
  642. .pvr_value = 0x00084202,
  643. .cpu_name = "740/750",
  644. .cpu_features = CPU_FTRS_740_NOTAU,
  645. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  646. .mmu_features = MMU_FTR_HPTE_TABLE,
  647. .icache_bsize = 32,
  648. .dcache_bsize = 32,
  649. .num_pmcs = 4,
  650. .cpu_setup = __setup_cpu_750,
  651. .machine_check = machine_check_generic,
  652. .platform = "ppc750",
  653. },
  654. { /* 750CX (80100 and 8010x?) */
  655. .pvr_mask = 0xfffffff0,
  656. .pvr_value = 0x00080100,
  657. .cpu_name = "750CX",
  658. .cpu_features = CPU_FTRS_750,
  659. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  660. .mmu_features = MMU_FTR_HPTE_TABLE,
  661. .icache_bsize = 32,
  662. .dcache_bsize = 32,
  663. .num_pmcs = 4,
  664. .cpu_setup = __setup_cpu_750cx,
  665. .machine_check = machine_check_generic,
  666. .platform = "ppc750",
  667. },
  668. { /* 750CX (82201 and 82202) */
  669. .pvr_mask = 0xfffffff0,
  670. .pvr_value = 0x00082200,
  671. .cpu_name = "750CX",
  672. .cpu_features = CPU_FTRS_750,
  673. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  674. .mmu_features = MMU_FTR_HPTE_TABLE,
  675. .icache_bsize = 32,
  676. .dcache_bsize = 32,
  677. .num_pmcs = 4,
  678. .pmc_type = PPC_PMC_IBM,
  679. .cpu_setup = __setup_cpu_750cx,
  680. .machine_check = machine_check_generic,
  681. .platform = "ppc750",
  682. },
  683. { /* 750CXe (82214) */
  684. .pvr_mask = 0xfffffff0,
  685. .pvr_value = 0x00082210,
  686. .cpu_name = "750CXe",
  687. .cpu_features = CPU_FTRS_750,
  688. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  689. .mmu_features = MMU_FTR_HPTE_TABLE,
  690. .icache_bsize = 32,
  691. .dcache_bsize = 32,
  692. .num_pmcs = 4,
  693. .pmc_type = PPC_PMC_IBM,
  694. .cpu_setup = __setup_cpu_750cx,
  695. .machine_check = machine_check_generic,
  696. .platform = "ppc750",
  697. },
  698. { /* 750CXe "Gekko" (83214) */
  699. .pvr_mask = 0xffffffff,
  700. .pvr_value = 0x00083214,
  701. .cpu_name = "750CXe",
  702. .cpu_features = CPU_FTRS_750,
  703. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  704. .mmu_features = MMU_FTR_HPTE_TABLE,
  705. .icache_bsize = 32,
  706. .dcache_bsize = 32,
  707. .num_pmcs = 4,
  708. .pmc_type = PPC_PMC_IBM,
  709. .cpu_setup = __setup_cpu_750cx,
  710. .machine_check = machine_check_generic,
  711. .platform = "ppc750",
  712. },
  713. { /* 750CL (and "Broadway") */
  714. .pvr_mask = 0xfffff0e0,
  715. .pvr_value = 0x00087000,
  716. .cpu_name = "750CL",
  717. .cpu_features = CPU_FTRS_750CL,
  718. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  719. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  720. .icache_bsize = 32,
  721. .dcache_bsize = 32,
  722. .num_pmcs = 4,
  723. .pmc_type = PPC_PMC_IBM,
  724. .cpu_setup = __setup_cpu_750,
  725. .machine_check = machine_check_generic,
  726. .platform = "ppc750",
  727. .oprofile_cpu_type = "ppc/750",
  728. .oprofile_type = PPC_OPROFILE_G4,
  729. },
  730. { /* 745/755 */
  731. .pvr_mask = 0xfffff000,
  732. .pvr_value = 0x00083000,
  733. .cpu_name = "745/755",
  734. .cpu_features = CPU_FTRS_750,
  735. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  736. .mmu_features = MMU_FTR_HPTE_TABLE,
  737. .icache_bsize = 32,
  738. .dcache_bsize = 32,
  739. .num_pmcs = 4,
  740. .pmc_type = PPC_PMC_IBM,
  741. .cpu_setup = __setup_cpu_750,
  742. .machine_check = machine_check_generic,
  743. .platform = "ppc750",
  744. },
  745. { /* 750FX rev 1.x */
  746. .pvr_mask = 0xffffff00,
  747. .pvr_value = 0x70000100,
  748. .cpu_name = "750FX",
  749. .cpu_features = CPU_FTRS_750FX1,
  750. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  751. .mmu_features = MMU_FTR_HPTE_TABLE,
  752. .icache_bsize = 32,
  753. .dcache_bsize = 32,
  754. .num_pmcs = 4,
  755. .pmc_type = PPC_PMC_IBM,
  756. .cpu_setup = __setup_cpu_750,
  757. .machine_check = machine_check_generic,
  758. .platform = "ppc750",
  759. .oprofile_cpu_type = "ppc/750",
  760. .oprofile_type = PPC_OPROFILE_G4,
  761. },
  762. { /* 750FX rev 2.0 must disable HID0[DPM] */
  763. .pvr_mask = 0xffffffff,
  764. .pvr_value = 0x70000200,
  765. .cpu_name = "750FX",
  766. .cpu_features = CPU_FTRS_750FX2,
  767. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  768. .mmu_features = MMU_FTR_HPTE_TABLE,
  769. .icache_bsize = 32,
  770. .dcache_bsize = 32,
  771. .num_pmcs = 4,
  772. .pmc_type = PPC_PMC_IBM,
  773. .cpu_setup = __setup_cpu_750,
  774. .machine_check = machine_check_generic,
  775. .platform = "ppc750",
  776. .oprofile_cpu_type = "ppc/750",
  777. .oprofile_type = PPC_OPROFILE_G4,
  778. },
  779. { /* 750FX (All revs except 2.0) */
  780. .pvr_mask = 0xffff0000,
  781. .pvr_value = 0x70000000,
  782. .cpu_name = "750FX",
  783. .cpu_features = CPU_FTRS_750FX,
  784. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  785. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  786. .icache_bsize = 32,
  787. .dcache_bsize = 32,
  788. .num_pmcs = 4,
  789. .pmc_type = PPC_PMC_IBM,
  790. .cpu_setup = __setup_cpu_750fx,
  791. .machine_check = machine_check_generic,
  792. .platform = "ppc750",
  793. .oprofile_cpu_type = "ppc/750",
  794. .oprofile_type = PPC_OPROFILE_G4,
  795. },
  796. { /* 750GX */
  797. .pvr_mask = 0xffff0000,
  798. .pvr_value = 0x70020000,
  799. .cpu_name = "750GX",
  800. .cpu_features = CPU_FTRS_750GX,
  801. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  802. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  803. .icache_bsize = 32,
  804. .dcache_bsize = 32,
  805. .num_pmcs = 4,
  806. .pmc_type = PPC_PMC_IBM,
  807. .cpu_setup = __setup_cpu_750fx,
  808. .machine_check = machine_check_generic,
  809. .platform = "ppc750",
  810. .oprofile_cpu_type = "ppc/750",
  811. .oprofile_type = PPC_OPROFILE_G4,
  812. },
  813. { /* 740/750 (L2CR bit need fixup for 740) */
  814. .pvr_mask = 0xffff0000,
  815. .pvr_value = 0x00080000,
  816. .cpu_name = "740/750",
  817. .cpu_features = CPU_FTRS_740,
  818. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  819. .mmu_features = MMU_FTR_HPTE_TABLE,
  820. .icache_bsize = 32,
  821. .dcache_bsize = 32,
  822. .num_pmcs = 4,
  823. .pmc_type = PPC_PMC_IBM,
  824. .cpu_setup = __setup_cpu_750,
  825. .machine_check = machine_check_generic,
  826. .platform = "ppc750",
  827. },
  828. { /* 7400 rev 1.1 ? (no TAU) */
  829. .pvr_mask = 0xffffffff,
  830. .pvr_value = 0x000c1101,
  831. .cpu_name = "7400 (1.1)",
  832. .cpu_features = CPU_FTRS_7400_NOTAU,
  833. .cpu_user_features = COMMON_USER |
  834. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  835. .mmu_features = MMU_FTR_HPTE_TABLE,
  836. .icache_bsize = 32,
  837. .dcache_bsize = 32,
  838. .num_pmcs = 4,
  839. .pmc_type = PPC_PMC_G4,
  840. .cpu_setup = __setup_cpu_7400,
  841. .machine_check = machine_check_generic,
  842. .platform = "ppc7400",
  843. },
  844. { /* 7400 */
  845. .pvr_mask = 0xffff0000,
  846. .pvr_value = 0x000c0000,
  847. .cpu_name = "7400",
  848. .cpu_features = CPU_FTRS_7400,
  849. .cpu_user_features = COMMON_USER |
  850. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  851. .mmu_features = MMU_FTR_HPTE_TABLE,
  852. .icache_bsize = 32,
  853. .dcache_bsize = 32,
  854. .num_pmcs = 4,
  855. .pmc_type = PPC_PMC_G4,
  856. .cpu_setup = __setup_cpu_7400,
  857. .machine_check = machine_check_generic,
  858. .platform = "ppc7400",
  859. },
  860. { /* 7410 */
  861. .pvr_mask = 0xffff0000,
  862. .pvr_value = 0x800c0000,
  863. .cpu_name = "7410",
  864. .cpu_features = CPU_FTRS_7400,
  865. .cpu_user_features = COMMON_USER |
  866. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  867. .mmu_features = MMU_FTR_HPTE_TABLE,
  868. .icache_bsize = 32,
  869. .dcache_bsize = 32,
  870. .num_pmcs = 4,
  871. .pmc_type = PPC_PMC_G4,
  872. .cpu_setup = __setup_cpu_7410,
  873. .machine_check = machine_check_generic,
  874. .platform = "ppc7400",
  875. },
  876. { /* 7450 2.0 - no doze/nap */
  877. .pvr_mask = 0xffffffff,
  878. .pvr_value = 0x80000200,
  879. .cpu_name = "7450",
  880. .cpu_features = CPU_FTRS_7450_20,
  881. .cpu_user_features = COMMON_USER |
  882. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  883. .mmu_features = MMU_FTR_HPTE_TABLE,
  884. .icache_bsize = 32,
  885. .dcache_bsize = 32,
  886. .num_pmcs = 6,
  887. .pmc_type = PPC_PMC_G4,
  888. .cpu_setup = __setup_cpu_745x,
  889. .oprofile_cpu_type = "ppc/7450",
  890. .oprofile_type = PPC_OPROFILE_G4,
  891. .machine_check = machine_check_generic,
  892. .platform = "ppc7450",
  893. },
  894. { /* 7450 2.1 */
  895. .pvr_mask = 0xffffffff,
  896. .pvr_value = 0x80000201,
  897. .cpu_name = "7450",
  898. .cpu_features = CPU_FTRS_7450_21,
  899. .cpu_user_features = COMMON_USER |
  900. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  901. .mmu_features = MMU_FTR_HPTE_TABLE,
  902. .icache_bsize = 32,
  903. .dcache_bsize = 32,
  904. .num_pmcs = 6,
  905. .pmc_type = PPC_PMC_G4,
  906. .cpu_setup = __setup_cpu_745x,
  907. .oprofile_cpu_type = "ppc/7450",
  908. .oprofile_type = PPC_OPROFILE_G4,
  909. .machine_check = machine_check_generic,
  910. .platform = "ppc7450",
  911. },
  912. { /* 7450 2.3 and newer */
  913. .pvr_mask = 0xffff0000,
  914. .pvr_value = 0x80000000,
  915. .cpu_name = "7450",
  916. .cpu_features = CPU_FTRS_7450_23,
  917. .cpu_user_features = COMMON_USER |
  918. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  919. .mmu_features = MMU_FTR_HPTE_TABLE,
  920. .icache_bsize = 32,
  921. .dcache_bsize = 32,
  922. .num_pmcs = 6,
  923. .pmc_type = PPC_PMC_G4,
  924. .cpu_setup = __setup_cpu_745x,
  925. .oprofile_cpu_type = "ppc/7450",
  926. .oprofile_type = PPC_OPROFILE_G4,
  927. .machine_check = machine_check_generic,
  928. .platform = "ppc7450",
  929. },
  930. { /* 7455 rev 1.x */
  931. .pvr_mask = 0xffffff00,
  932. .pvr_value = 0x80010100,
  933. .cpu_name = "7455",
  934. .cpu_features = CPU_FTRS_7455_1,
  935. .cpu_user_features = COMMON_USER |
  936. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  937. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  938. .icache_bsize = 32,
  939. .dcache_bsize = 32,
  940. .num_pmcs = 6,
  941. .pmc_type = PPC_PMC_G4,
  942. .cpu_setup = __setup_cpu_745x,
  943. .oprofile_cpu_type = "ppc/7450",
  944. .oprofile_type = PPC_OPROFILE_G4,
  945. .machine_check = machine_check_generic,
  946. .platform = "ppc7450",
  947. },
  948. { /* 7455 rev 2.0 */
  949. .pvr_mask = 0xffffffff,
  950. .pvr_value = 0x80010200,
  951. .cpu_name = "7455",
  952. .cpu_features = CPU_FTRS_7455_20,
  953. .cpu_user_features = COMMON_USER |
  954. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  955. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  956. .icache_bsize = 32,
  957. .dcache_bsize = 32,
  958. .num_pmcs = 6,
  959. .pmc_type = PPC_PMC_G4,
  960. .cpu_setup = __setup_cpu_745x,
  961. .oprofile_cpu_type = "ppc/7450",
  962. .oprofile_type = PPC_OPROFILE_G4,
  963. .machine_check = machine_check_generic,
  964. .platform = "ppc7450",
  965. },
  966. { /* 7455 others */
  967. .pvr_mask = 0xffff0000,
  968. .pvr_value = 0x80010000,
  969. .cpu_name = "7455",
  970. .cpu_features = CPU_FTRS_7455,
  971. .cpu_user_features = COMMON_USER |
  972. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  973. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  974. .icache_bsize = 32,
  975. .dcache_bsize = 32,
  976. .num_pmcs = 6,
  977. .pmc_type = PPC_PMC_G4,
  978. .cpu_setup = __setup_cpu_745x,
  979. .oprofile_cpu_type = "ppc/7450",
  980. .oprofile_type = PPC_OPROFILE_G4,
  981. .machine_check = machine_check_generic,
  982. .platform = "ppc7450",
  983. },
  984. { /* 7447/7457 Rev 1.0 */
  985. .pvr_mask = 0xffffffff,
  986. .pvr_value = 0x80020100,
  987. .cpu_name = "7447/7457",
  988. .cpu_features = CPU_FTRS_7447_10,
  989. .cpu_user_features = COMMON_USER |
  990. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  991. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  992. .icache_bsize = 32,
  993. .dcache_bsize = 32,
  994. .num_pmcs = 6,
  995. .pmc_type = PPC_PMC_G4,
  996. .cpu_setup = __setup_cpu_745x,
  997. .oprofile_cpu_type = "ppc/7450",
  998. .oprofile_type = PPC_OPROFILE_G4,
  999. .machine_check = machine_check_generic,
  1000. .platform = "ppc7450",
  1001. },
  1002. { /* 7447/7457 Rev 1.1 */
  1003. .pvr_mask = 0xffffffff,
  1004. .pvr_value = 0x80020101,
  1005. .cpu_name = "7447/7457",
  1006. .cpu_features = CPU_FTRS_7447_10,
  1007. .cpu_user_features = COMMON_USER |
  1008. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1009. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1010. .icache_bsize = 32,
  1011. .dcache_bsize = 32,
  1012. .num_pmcs = 6,
  1013. .pmc_type = PPC_PMC_G4,
  1014. .cpu_setup = __setup_cpu_745x,
  1015. .oprofile_cpu_type = "ppc/7450",
  1016. .oprofile_type = PPC_OPROFILE_G4,
  1017. .machine_check = machine_check_generic,
  1018. .platform = "ppc7450",
  1019. },
  1020. { /* 7447/7457 Rev 1.2 and later */
  1021. .pvr_mask = 0xffff0000,
  1022. .pvr_value = 0x80020000,
  1023. .cpu_name = "7447/7457",
  1024. .cpu_features = CPU_FTRS_7447,
  1025. .cpu_user_features = COMMON_USER | PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1026. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1027. .icache_bsize = 32,
  1028. .dcache_bsize = 32,
  1029. .num_pmcs = 6,
  1030. .pmc_type = PPC_PMC_G4,
  1031. .cpu_setup = __setup_cpu_745x,
  1032. .oprofile_cpu_type = "ppc/7450",
  1033. .oprofile_type = PPC_OPROFILE_G4,
  1034. .machine_check = machine_check_generic,
  1035. .platform = "ppc7450",
  1036. },
  1037. { /* 7447A */
  1038. .pvr_mask = 0xffff0000,
  1039. .pvr_value = 0x80030000,
  1040. .cpu_name = "7447A",
  1041. .cpu_features = CPU_FTRS_7447A,
  1042. .cpu_user_features = COMMON_USER |
  1043. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1044. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1045. .icache_bsize = 32,
  1046. .dcache_bsize = 32,
  1047. .num_pmcs = 6,
  1048. .pmc_type = PPC_PMC_G4,
  1049. .cpu_setup = __setup_cpu_745x,
  1050. .oprofile_cpu_type = "ppc/7450",
  1051. .oprofile_type = PPC_OPROFILE_G4,
  1052. .machine_check = machine_check_generic,
  1053. .platform = "ppc7450",
  1054. },
  1055. { /* 7448 */
  1056. .pvr_mask = 0xffff0000,
  1057. .pvr_value = 0x80040000,
  1058. .cpu_name = "7448",
  1059. .cpu_features = CPU_FTRS_7448,
  1060. .cpu_user_features = COMMON_USER |
  1061. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  1062. .mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
  1063. .icache_bsize = 32,
  1064. .dcache_bsize = 32,
  1065. .num_pmcs = 6,
  1066. .pmc_type = PPC_PMC_G4,
  1067. .cpu_setup = __setup_cpu_745x,
  1068. .oprofile_cpu_type = "ppc/7450",
  1069. .oprofile_type = PPC_OPROFILE_G4,
  1070. .machine_check = machine_check_generic,
  1071. .platform = "ppc7450",
  1072. },
  1073. { /* 82xx (8240, 8245, 8260 are all 603e cores) */
  1074. .pvr_mask = 0x7fff0000,
  1075. .pvr_value = 0x00810000,
  1076. .cpu_name = "82xx",
  1077. .cpu_features = CPU_FTRS_82XX,
  1078. .cpu_user_features = COMMON_USER,
  1079. .mmu_features = 0,
  1080. .icache_bsize = 32,
  1081. .dcache_bsize = 32,
  1082. .cpu_setup = __setup_cpu_603,
  1083. .machine_check = machine_check_generic,
  1084. .platform = "ppc603",
  1085. },
  1086. { /* All G2_LE (603e core, plus some) have the same pvr */
  1087. .pvr_mask = 0x7fff0000,
  1088. .pvr_value = 0x00820000,
  1089. .cpu_name = "G2_LE",
  1090. .cpu_features = CPU_FTRS_G2_LE,
  1091. .cpu_user_features = COMMON_USER,
  1092. .mmu_features = MMU_FTR_USE_HIGH_BATS,
  1093. .icache_bsize = 32,
  1094. .dcache_bsize = 32,
  1095. .cpu_setup = __setup_cpu_603,
  1096. .machine_check = machine_check_generic,
  1097. .platform = "ppc603",
  1098. },
  1099. { /* e300c1 (a 603e core, plus some) on 83xx */
  1100. .pvr_mask = 0x7fff0000,
  1101. .pvr_value = 0x00830000,
  1102. .cpu_name = "e300c1",
  1103. .cpu_features = CPU_FTRS_E300,
  1104. .cpu_user_features = COMMON_USER,
  1105. .mmu_features = MMU_FTR_USE_HIGH_BATS,
  1106. .icache_bsize = 32,
  1107. .dcache_bsize = 32,
  1108. .cpu_setup = __setup_cpu_603,
  1109. .machine_check = machine_check_generic,
  1110. .platform = "ppc603",
  1111. },
  1112. { /* e300c2 (an e300c1 core, plus some, minus FPU) on 83xx */
  1113. .pvr_mask = 0x7fff0000,
  1114. .pvr_value = 0x00840000,
  1115. .cpu_name = "e300c2",
  1116. .cpu_features = CPU_FTRS_E300C2,
  1117. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1118. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1119. MMU_FTR_NEED_DTLB_SW_LRU,
  1120. .icache_bsize = 32,
  1121. .dcache_bsize = 32,
  1122. .cpu_setup = __setup_cpu_603,
  1123. .machine_check = machine_check_generic,
  1124. .platform = "ppc603",
  1125. },
  1126. { /* e300c3 (e300c1, plus one IU, half cache size) on 83xx */
  1127. .pvr_mask = 0x7fff0000,
  1128. .pvr_value = 0x00850000,
  1129. .cpu_name = "e300c3",
  1130. .cpu_features = CPU_FTRS_E300,
  1131. .cpu_user_features = COMMON_USER,
  1132. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1133. MMU_FTR_NEED_DTLB_SW_LRU,
  1134. .icache_bsize = 32,
  1135. .dcache_bsize = 32,
  1136. .cpu_setup = __setup_cpu_603,
  1137. .num_pmcs = 4,
  1138. .oprofile_cpu_type = "ppc/e300",
  1139. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1140. .platform = "ppc603",
  1141. },
  1142. { /* e300c4 (e300c1, plus one IU) */
  1143. .pvr_mask = 0x7fff0000,
  1144. .pvr_value = 0x00860000,
  1145. .cpu_name = "e300c4",
  1146. .cpu_features = CPU_FTRS_E300,
  1147. .cpu_user_features = COMMON_USER,
  1148. .mmu_features = MMU_FTR_USE_HIGH_BATS |
  1149. MMU_FTR_NEED_DTLB_SW_LRU,
  1150. .icache_bsize = 32,
  1151. .dcache_bsize = 32,
  1152. .cpu_setup = __setup_cpu_603,
  1153. .machine_check = machine_check_generic,
  1154. .num_pmcs = 4,
  1155. .oprofile_cpu_type = "ppc/e300",
  1156. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1157. .platform = "ppc603",
  1158. },
  1159. { /* default match, we assume split I/D cache & TB (non-601)... */
  1160. .pvr_mask = 0x00000000,
  1161. .pvr_value = 0x00000000,
  1162. .cpu_name = "(generic PPC)",
  1163. .cpu_features = CPU_FTRS_CLASSIC32,
  1164. .cpu_user_features = COMMON_USER,
  1165. .mmu_features = MMU_FTR_HPTE_TABLE,
  1166. .icache_bsize = 32,
  1167. .dcache_bsize = 32,
  1168. .machine_check = machine_check_generic,
  1169. .platform = "ppc603",
  1170. },
  1171. #endif /* CLASSIC_PPC */
  1172. #ifdef CONFIG_8xx
  1173. { /* 8xx */
  1174. .pvr_mask = 0xffff0000,
  1175. .pvr_value = 0x00500000,
  1176. .cpu_name = "8xx",
  1177. /* CPU_FTR_MAYBE_CAN_DOZE is possible,
  1178. * if the 8xx code is there.... */
  1179. .cpu_features = CPU_FTRS_8XX,
  1180. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1181. .mmu_features = MMU_FTR_TYPE_8xx,
  1182. .icache_bsize = 16,
  1183. .dcache_bsize = 16,
  1184. .platform = "ppc823",
  1185. },
  1186. #endif /* CONFIG_8xx */
  1187. #ifdef CONFIG_40x
  1188. { /* 403GC */
  1189. .pvr_mask = 0xffffff00,
  1190. .pvr_value = 0x00200200,
  1191. .cpu_name = "403GC",
  1192. .cpu_features = CPU_FTRS_40X,
  1193. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1194. .mmu_features = MMU_FTR_TYPE_40x,
  1195. .icache_bsize = 16,
  1196. .dcache_bsize = 16,
  1197. .machine_check = machine_check_4xx,
  1198. .platform = "ppc403",
  1199. },
  1200. { /* 403GCX */
  1201. .pvr_mask = 0xffffff00,
  1202. .pvr_value = 0x00201400,
  1203. .cpu_name = "403GCX",
  1204. .cpu_features = CPU_FTRS_40X,
  1205. .cpu_user_features = PPC_FEATURE_32 |
  1206. PPC_FEATURE_HAS_MMU | PPC_FEATURE_NO_TB,
  1207. .mmu_features = MMU_FTR_TYPE_40x,
  1208. .icache_bsize = 16,
  1209. .dcache_bsize = 16,
  1210. .machine_check = machine_check_4xx,
  1211. .platform = "ppc403",
  1212. },
  1213. { /* 403G ?? */
  1214. .pvr_mask = 0xffff0000,
  1215. .pvr_value = 0x00200000,
  1216. .cpu_name = "403G ??",
  1217. .cpu_features = CPU_FTRS_40X,
  1218. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1219. .mmu_features = MMU_FTR_TYPE_40x,
  1220. .icache_bsize = 16,
  1221. .dcache_bsize = 16,
  1222. .machine_check = machine_check_4xx,
  1223. .platform = "ppc403",
  1224. },
  1225. { /* 405GP */
  1226. .pvr_mask = 0xffff0000,
  1227. .pvr_value = 0x40110000,
  1228. .cpu_name = "405GP",
  1229. .cpu_features = CPU_FTRS_40X,
  1230. .cpu_user_features = PPC_FEATURE_32 |
  1231. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1232. .mmu_features = MMU_FTR_TYPE_40x,
  1233. .icache_bsize = 32,
  1234. .dcache_bsize = 32,
  1235. .machine_check = machine_check_4xx,
  1236. .platform = "ppc405",
  1237. },
  1238. { /* STB 03xxx */
  1239. .pvr_mask = 0xffff0000,
  1240. .pvr_value = 0x40130000,
  1241. .cpu_name = "STB03xxx",
  1242. .cpu_features = CPU_FTRS_40X,
  1243. .cpu_user_features = PPC_FEATURE_32 |
  1244. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1245. .mmu_features = MMU_FTR_TYPE_40x,
  1246. .icache_bsize = 32,
  1247. .dcache_bsize = 32,
  1248. .machine_check = machine_check_4xx,
  1249. .platform = "ppc405",
  1250. },
  1251. { /* STB 04xxx */
  1252. .pvr_mask = 0xffff0000,
  1253. .pvr_value = 0x41810000,
  1254. .cpu_name = "STB04xxx",
  1255. .cpu_features = CPU_FTRS_40X,
  1256. .cpu_user_features = PPC_FEATURE_32 |
  1257. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1258. .mmu_features = MMU_FTR_TYPE_40x,
  1259. .icache_bsize = 32,
  1260. .dcache_bsize = 32,
  1261. .machine_check = machine_check_4xx,
  1262. .platform = "ppc405",
  1263. },
  1264. { /* NP405L */
  1265. .pvr_mask = 0xffff0000,
  1266. .pvr_value = 0x41610000,
  1267. .cpu_name = "NP405L",
  1268. .cpu_features = CPU_FTRS_40X,
  1269. .cpu_user_features = PPC_FEATURE_32 |
  1270. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1271. .mmu_features = MMU_FTR_TYPE_40x,
  1272. .icache_bsize = 32,
  1273. .dcache_bsize = 32,
  1274. .machine_check = machine_check_4xx,
  1275. .platform = "ppc405",
  1276. },
  1277. { /* NP4GS3 */
  1278. .pvr_mask = 0xffff0000,
  1279. .pvr_value = 0x40B10000,
  1280. .cpu_name = "NP4GS3",
  1281. .cpu_features = CPU_FTRS_40X,
  1282. .cpu_user_features = PPC_FEATURE_32 |
  1283. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1284. .mmu_features = MMU_FTR_TYPE_40x,
  1285. .icache_bsize = 32,
  1286. .dcache_bsize = 32,
  1287. .machine_check = machine_check_4xx,
  1288. .platform = "ppc405",
  1289. },
  1290. { /* NP405H */
  1291. .pvr_mask = 0xffff0000,
  1292. .pvr_value = 0x41410000,
  1293. .cpu_name = "NP405H",
  1294. .cpu_features = CPU_FTRS_40X,
  1295. .cpu_user_features = PPC_FEATURE_32 |
  1296. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1297. .mmu_features = MMU_FTR_TYPE_40x,
  1298. .icache_bsize = 32,
  1299. .dcache_bsize = 32,
  1300. .machine_check = machine_check_4xx,
  1301. .platform = "ppc405",
  1302. },
  1303. { /* 405GPr */
  1304. .pvr_mask = 0xffff0000,
  1305. .pvr_value = 0x50910000,
  1306. .cpu_name = "405GPr",
  1307. .cpu_features = CPU_FTRS_40X,
  1308. .cpu_user_features = PPC_FEATURE_32 |
  1309. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1310. .mmu_features = MMU_FTR_TYPE_40x,
  1311. .icache_bsize = 32,
  1312. .dcache_bsize = 32,
  1313. .machine_check = machine_check_4xx,
  1314. .platform = "ppc405",
  1315. },
  1316. { /* STBx25xx */
  1317. .pvr_mask = 0xffff0000,
  1318. .pvr_value = 0x51510000,
  1319. .cpu_name = "STBx25xx",
  1320. .cpu_features = CPU_FTRS_40X,
  1321. .cpu_user_features = PPC_FEATURE_32 |
  1322. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1323. .mmu_features = MMU_FTR_TYPE_40x,
  1324. .icache_bsize = 32,
  1325. .dcache_bsize = 32,
  1326. .machine_check = machine_check_4xx,
  1327. .platform = "ppc405",
  1328. },
  1329. { /* 405LP */
  1330. .pvr_mask = 0xffff0000,
  1331. .pvr_value = 0x41F10000,
  1332. .cpu_name = "405LP",
  1333. .cpu_features = CPU_FTRS_40X,
  1334. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1335. .mmu_features = MMU_FTR_TYPE_40x,
  1336. .icache_bsize = 32,
  1337. .dcache_bsize = 32,
  1338. .machine_check = machine_check_4xx,
  1339. .platform = "ppc405",
  1340. },
  1341. { /* Xilinx Virtex-II Pro */
  1342. .pvr_mask = 0xfffff000,
  1343. .pvr_value = 0x20010000,
  1344. .cpu_name = "Virtex-II Pro",
  1345. .cpu_features = CPU_FTRS_40X,
  1346. .cpu_user_features = PPC_FEATURE_32 |
  1347. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1348. .mmu_features = MMU_FTR_TYPE_40x,
  1349. .icache_bsize = 32,
  1350. .dcache_bsize = 32,
  1351. .machine_check = machine_check_4xx,
  1352. .platform = "ppc405",
  1353. },
  1354. { /* Xilinx Virtex-4 FX */
  1355. .pvr_mask = 0xfffff000,
  1356. .pvr_value = 0x20011000,
  1357. .cpu_name = "Virtex-4 FX",
  1358. .cpu_features = CPU_FTRS_40X,
  1359. .cpu_user_features = PPC_FEATURE_32 |
  1360. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1361. .mmu_features = MMU_FTR_TYPE_40x,
  1362. .icache_bsize = 32,
  1363. .dcache_bsize = 32,
  1364. .machine_check = machine_check_4xx,
  1365. .platform = "ppc405",
  1366. },
  1367. { /* 405EP */
  1368. .pvr_mask = 0xffff0000,
  1369. .pvr_value = 0x51210000,
  1370. .cpu_name = "405EP",
  1371. .cpu_features = CPU_FTRS_40X,
  1372. .cpu_user_features = PPC_FEATURE_32 |
  1373. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1374. .mmu_features = MMU_FTR_TYPE_40x,
  1375. .icache_bsize = 32,
  1376. .dcache_bsize = 32,
  1377. .machine_check = machine_check_4xx,
  1378. .platform = "ppc405",
  1379. },
  1380. { /* 405EX Rev. A/B with Security */
  1381. .pvr_mask = 0xffff000f,
  1382. .pvr_value = 0x12910007,
  1383. .cpu_name = "405EX Rev. A/B",
  1384. .cpu_features = CPU_FTRS_40X,
  1385. .cpu_user_features = PPC_FEATURE_32 |
  1386. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1387. .mmu_features = MMU_FTR_TYPE_40x,
  1388. .icache_bsize = 32,
  1389. .dcache_bsize = 32,
  1390. .machine_check = machine_check_4xx,
  1391. .platform = "ppc405",
  1392. },
  1393. { /* 405EX Rev. C without Security */
  1394. .pvr_mask = 0xffff000f,
  1395. .pvr_value = 0x1291000d,
  1396. .cpu_name = "405EX Rev. C",
  1397. .cpu_features = CPU_FTRS_40X,
  1398. .cpu_user_features = PPC_FEATURE_32 |
  1399. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1400. .mmu_features = MMU_FTR_TYPE_40x,
  1401. .icache_bsize = 32,
  1402. .dcache_bsize = 32,
  1403. .machine_check = machine_check_4xx,
  1404. .platform = "ppc405",
  1405. },
  1406. { /* 405EX Rev. C with Security */
  1407. .pvr_mask = 0xffff000f,
  1408. .pvr_value = 0x1291000f,
  1409. .cpu_name = "405EX Rev. C",
  1410. .cpu_features = CPU_FTRS_40X,
  1411. .cpu_user_features = PPC_FEATURE_32 |
  1412. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1413. .mmu_features = MMU_FTR_TYPE_40x,
  1414. .icache_bsize = 32,
  1415. .dcache_bsize = 32,
  1416. .machine_check = machine_check_4xx,
  1417. .platform = "ppc405",
  1418. },
  1419. { /* 405EX Rev. D without Security */
  1420. .pvr_mask = 0xffff000f,
  1421. .pvr_value = 0x12910003,
  1422. .cpu_name = "405EX Rev. D",
  1423. .cpu_features = CPU_FTRS_40X,
  1424. .cpu_user_features = PPC_FEATURE_32 |
  1425. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1426. .mmu_features = MMU_FTR_TYPE_40x,
  1427. .icache_bsize = 32,
  1428. .dcache_bsize = 32,
  1429. .machine_check = machine_check_4xx,
  1430. .platform = "ppc405",
  1431. },
  1432. { /* 405EX Rev. D with Security */
  1433. .pvr_mask = 0xffff000f,
  1434. .pvr_value = 0x12910005,
  1435. .cpu_name = "405EX Rev. D",
  1436. .cpu_features = CPU_FTRS_40X,
  1437. .cpu_user_features = PPC_FEATURE_32 |
  1438. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1439. .mmu_features = MMU_FTR_TYPE_40x,
  1440. .icache_bsize = 32,
  1441. .dcache_bsize = 32,
  1442. .machine_check = machine_check_4xx,
  1443. .platform = "ppc405",
  1444. },
  1445. { /* 405EXr Rev. A/B without Security */
  1446. .pvr_mask = 0xffff000f,
  1447. .pvr_value = 0x12910001,
  1448. .cpu_name = "405EXr Rev. A/B",
  1449. .cpu_features = CPU_FTRS_40X,
  1450. .cpu_user_features = PPC_FEATURE_32 |
  1451. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1452. .mmu_features = MMU_FTR_TYPE_40x,
  1453. .icache_bsize = 32,
  1454. .dcache_bsize = 32,
  1455. .machine_check = machine_check_4xx,
  1456. .platform = "ppc405",
  1457. },
  1458. { /* 405EXr Rev. C without Security */
  1459. .pvr_mask = 0xffff000f,
  1460. .pvr_value = 0x12910009,
  1461. .cpu_name = "405EXr Rev. C",
  1462. .cpu_features = CPU_FTRS_40X,
  1463. .cpu_user_features = PPC_FEATURE_32 |
  1464. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1465. .mmu_features = MMU_FTR_TYPE_40x,
  1466. .icache_bsize = 32,
  1467. .dcache_bsize = 32,
  1468. .machine_check = machine_check_4xx,
  1469. .platform = "ppc405",
  1470. },
  1471. { /* 405EXr Rev. C with Security */
  1472. .pvr_mask = 0xffff000f,
  1473. .pvr_value = 0x1291000b,
  1474. .cpu_name = "405EXr Rev. C",
  1475. .cpu_features = CPU_FTRS_40X,
  1476. .cpu_user_features = PPC_FEATURE_32 |
  1477. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1478. .mmu_features = MMU_FTR_TYPE_40x,
  1479. .icache_bsize = 32,
  1480. .dcache_bsize = 32,
  1481. .machine_check = machine_check_4xx,
  1482. .platform = "ppc405",
  1483. },
  1484. { /* 405EXr Rev. D without Security */
  1485. .pvr_mask = 0xffff000f,
  1486. .pvr_value = 0x12910000,
  1487. .cpu_name = "405EXr Rev. D",
  1488. .cpu_features = CPU_FTRS_40X,
  1489. .cpu_user_features = PPC_FEATURE_32 |
  1490. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1491. .mmu_features = MMU_FTR_TYPE_40x,
  1492. .icache_bsize = 32,
  1493. .dcache_bsize = 32,
  1494. .machine_check = machine_check_4xx,
  1495. .platform = "ppc405",
  1496. },
  1497. { /* 405EXr Rev. D with Security */
  1498. .pvr_mask = 0xffff000f,
  1499. .pvr_value = 0x12910002,
  1500. .cpu_name = "405EXr Rev. D",
  1501. .cpu_features = CPU_FTRS_40X,
  1502. .cpu_user_features = PPC_FEATURE_32 |
  1503. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1504. .mmu_features = MMU_FTR_TYPE_40x,
  1505. .icache_bsize = 32,
  1506. .dcache_bsize = 32,
  1507. .machine_check = machine_check_4xx,
  1508. .platform = "ppc405",
  1509. },
  1510. {
  1511. /* 405EZ */
  1512. .pvr_mask = 0xffff0000,
  1513. .pvr_value = 0x41510000,
  1514. .cpu_name = "405EZ",
  1515. .cpu_features = CPU_FTRS_40X,
  1516. .cpu_user_features = PPC_FEATURE_32 |
  1517. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1518. .mmu_features = MMU_FTR_TYPE_40x,
  1519. .icache_bsize = 32,
  1520. .dcache_bsize = 32,
  1521. .machine_check = machine_check_4xx,
  1522. .platform = "ppc405",
  1523. },
  1524. { /* APM8018X */
  1525. .pvr_mask = 0xffff0000,
  1526. .pvr_value = 0x7ff11432,
  1527. .cpu_name = "APM8018X",
  1528. .cpu_features = CPU_FTRS_40X,
  1529. .cpu_user_features = PPC_FEATURE_32 |
  1530. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1531. .mmu_features = MMU_FTR_TYPE_40x,
  1532. .icache_bsize = 32,
  1533. .dcache_bsize = 32,
  1534. .machine_check = machine_check_4xx,
  1535. .platform = "ppc405",
  1536. },
  1537. { /* default match */
  1538. .pvr_mask = 0x00000000,
  1539. .pvr_value = 0x00000000,
  1540. .cpu_name = "(generic 40x PPC)",
  1541. .cpu_features = CPU_FTRS_40X,
  1542. .cpu_user_features = PPC_FEATURE_32 |
  1543. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1544. .mmu_features = MMU_FTR_TYPE_40x,
  1545. .icache_bsize = 32,
  1546. .dcache_bsize = 32,
  1547. .machine_check = machine_check_4xx,
  1548. .platform = "ppc405",
  1549. }
  1550. #endif /* CONFIG_40x */
  1551. #ifdef CONFIG_44x
  1552. {
  1553. .pvr_mask = 0xf0000fff,
  1554. .pvr_value = 0x40000850,
  1555. .cpu_name = "440GR Rev. A",
  1556. .cpu_features = CPU_FTRS_44X,
  1557. .cpu_user_features = COMMON_USER_BOOKE,
  1558. .mmu_features = MMU_FTR_TYPE_44x,
  1559. .icache_bsize = 32,
  1560. .dcache_bsize = 32,
  1561. .machine_check = machine_check_4xx,
  1562. .platform = "ppc440",
  1563. },
  1564. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1565. .pvr_mask = 0xf0000fff,
  1566. .pvr_value = 0x40000858,
  1567. .cpu_name = "440EP Rev. A",
  1568. .cpu_features = CPU_FTRS_44X,
  1569. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1570. .mmu_features = MMU_FTR_TYPE_44x,
  1571. .icache_bsize = 32,
  1572. .dcache_bsize = 32,
  1573. .cpu_setup = __setup_cpu_440ep,
  1574. .machine_check = machine_check_4xx,
  1575. .platform = "ppc440",
  1576. },
  1577. {
  1578. .pvr_mask = 0xf0000fff,
  1579. .pvr_value = 0x400008d3,
  1580. .cpu_name = "440GR Rev. B",
  1581. .cpu_features = CPU_FTRS_44X,
  1582. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1583. .mmu_features = MMU_FTR_TYPE_44x,
  1584. .icache_bsize = 32,
  1585. .dcache_bsize = 32,
  1586. .machine_check = machine_check_4xx,
  1587. .platform = "ppc440",
  1588. },
  1589. { /* Matches both physical and logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1590. .pvr_mask = 0xf0000ff7,
  1591. .pvr_value = 0x400008d4,
  1592. .cpu_name = "440EP Rev. C",
  1593. .cpu_features = CPU_FTRS_44X,
  1594. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1595. .mmu_features = MMU_FTR_TYPE_44x,
  1596. .icache_bsize = 32,
  1597. .dcache_bsize = 32,
  1598. .cpu_setup = __setup_cpu_440ep,
  1599. .machine_check = machine_check_4xx,
  1600. .platform = "ppc440",
  1601. },
  1602. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1603. .pvr_mask = 0xf0000fff,
  1604. .pvr_value = 0x400008db,
  1605. .cpu_name = "440EP Rev. B",
  1606. .cpu_features = CPU_FTRS_44X,
  1607. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1608. .mmu_features = MMU_FTR_TYPE_44x,
  1609. .icache_bsize = 32,
  1610. .dcache_bsize = 32,
  1611. .cpu_setup = __setup_cpu_440ep,
  1612. .machine_check = machine_check_4xx,
  1613. .platform = "ppc440",
  1614. },
  1615. { /* 440GRX */
  1616. .pvr_mask = 0xf0000ffb,
  1617. .pvr_value = 0x200008D0,
  1618. .cpu_name = "440GRX",
  1619. .cpu_features = CPU_FTRS_44X,
  1620. .cpu_user_features = COMMON_USER_BOOKE,
  1621. .mmu_features = MMU_FTR_TYPE_44x,
  1622. .icache_bsize = 32,
  1623. .dcache_bsize = 32,
  1624. .cpu_setup = __setup_cpu_440grx,
  1625. .machine_check = machine_check_440A,
  1626. .platform = "ppc440",
  1627. },
  1628. { /* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */
  1629. .pvr_mask = 0xf0000ffb,
  1630. .pvr_value = 0x200008D8,
  1631. .cpu_name = "440EPX",
  1632. .cpu_features = CPU_FTRS_44X,
  1633. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1634. .mmu_features = MMU_FTR_TYPE_44x,
  1635. .icache_bsize = 32,
  1636. .dcache_bsize = 32,
  1637. .cpu_setup = __setup_cpu_440epx,
  1638. .machine_check = machine_check_440A,
  1639. .platform = "ppc440",
  1640. },
  1641. { /* 440GP Rev. B */
  1642. .pvr_mask = 0xf0000fff,
  1643. .pvr_value = 0x40000440,
  1644. .cpu_name = "440GP Rev. B",
  1645. .cpu_features = CPU_FTRS_44X,
  1646. .cpu_user_features = COMMON_USER_BOOKE,
  1647. .mmu_features = MMU_FTR_TYPE_44x,
  1648. .icache_bsize = 32,
  1649. .dcache_bsize = 32,
  1650. .machine_check = machine_check_4xx,
  1651. .platform = "ppc440gp",
  1652. },
  1653. { /* 440GP Rev. C */
  1654. .pvr_mask = 0xf0000fff,
  1655. .pvr_value = 0x40000481,
  1656. .cpu_name = "440GP Rev. C",
  1657. .cpu_features = CPU_FTRS_44X,
  1658. .cpu_user_features = COMMON_USER_BOOKE,
  1659. .mmu_features = MMU_FTR_TYPE_44x,
  1660. .icache_bsize = 32,
  1661. .dcache_bsize = 32,
  1662. .machine_check = machine_check_4xx,
  1663. .platform = "ppc440gp",
  1664. },
  1665. { /* 440GX Rev. A */
  1666. .pvr_mask = 0xf0000fff,
  1667. .pvr_value = 0x50000850,
  1668. .cpu_name = "440GX Rev. A",
  1669. .cpu_features = CPU_FTRS_44X,
  1670. .cpu_user_features = COMMON_USER_BOOKE,
  1671. .mmu_features = MMU_FTR_TYPE_44x,
  1672. .icache_bsize = 32,
  1673. .dcache_bsize = 32,
  1674. .cpu_setup = __setup_cpu_440gx,
  1675. .machine_check = machine_check_440A,
  1676. .platform = "ppc440",
  1677. },
  1678. { /* 440GX Rev. B */
  1679. .pvr_mask = 0xf0000fff,
  1680. .pvr_value = 0x50000851,
  1681. .cpu_name = "440GX Rev. B",
  1682. .cpu_features = CPU_FTRS_44X,
  1683. .cpu_user_features = COMMON_USER_BOOKE,
  1684. .mmu_features = MMU_FTR_TYPE_44x,
  1685. .icache_bsize = 32,
  1686. .dcache_bsize = 32,
  1687. .cpu_setup = __setup_cpu_440gx,
  1688. .machine_check = machine_check_440A,
  1689. .platform = "ppc440",
  1690. },
  1691. { /* 440GX Rev. C */
  1692. .pvr_mask = 0xf0000fff,
  1693. .pvr_value = 0x50000892,
  1694. .cpu_name = "440GX Rev. C",
  1695. .cpu_features = CPU_FTRS_44X,
  1696. .cpu_user_features = COMMON_USER_BOOKE,
  1697. .mmu_features = MMU_FTR_TYPE_44x,
  1698. .icache_bsize = 32,
  1699. .dcache_bsize = 32,
  1700. .cpu_setup = __setup_cpu_440gx,
  1701. .machine_check = machine_check_440A,
  1702. .platform = "ppc440",
  1703. },
  1704. { /* 440GX Rev. F */
  1705. .pvr_mask = 0xf0000fff,
  1706. .pvr_value = 0x50000894,
  1707. .cpu_name = "440GX Rev. F",
  1708. .cpu_features = CPU_FTRS_44X,
  1709. .cpu_user_features = COMMON_USER_BOOKE,
  1710. .mmu_features = MMU_FTR_TYPE_44x,
  1711. .icache_bsize = 32,
  1712. .dcache_bsize = 32,
  1713. .cpu_setup = __setup_cpu_440gx,
  1714. .machine_check = machine_check_440A,
  1715. .platform = "ppc440",
  1716. },
  1717. { /* 440SP Rev. A */
  1718. .pvr_mask = 0xfff00fff,
  1719. .pvr_value = 0x53200891,
  1720. .cpu_name = "440SP Rev. A",
  1721. .cpu_features = CPU_FTRS_44X,
  1722. .cpu_user_features = COMMON_USER_BOOKE,
  1723. .mmu_features = MMU_FTR_TYPE_44x,
  1724. .icache_bsize = 32,
  1725. .dcache_bsize = 32,
  1726. .machine_check = machine_check_4xx,
  1727. .platform = "ppc440",
  1728. },
  1729. { /* 440SPe Rev. A */
  1730. .pvr_mask = 0xfff00fff,
  1731. .pvr_value = 0x53400890,
  1732. .cpu_name = "440SPe Rev. A",
  1733. .cpu_features = CPU_FTRS_44X,
  1734. .cpu_user_features = COMMON_USER_BOOKE,
  1735. .mmu_features = MMU_FTR_TYPE_44x,
  1736. .icache_bsize = 32,
  1737. .dcache_bsize = 32,
  1738. .cpu_setup = __setup_cpu_440spe,
  1739. .machine_check = machine_check_440A,
  1740. .platform = "ppc440",
  1741. },
  1742. { /* 440SPe Rev. B */
  1743. .pvr_mask = 0xfff00fff,
  1744. .pvr_value = 0x53400891,
  1745. .cpu_name = "440SPe Rev. B",
  1746. .cpu_features = CPU_FTRS_44X,
  1747. .cpu_user_features = COMMON_USER_BOOKE,
  1748. .mmu_features = MMU_FTR_TYPE_44x,
  1749. .icache_bsize = 32,
  1750. .dcache_bsize = 32,
  1751. .cpu_setup = __setup_cpu_440spe,
  1752. .machine_check = machine_check_440A,
  1753. .platform = "ppc440",
  1754. },
  1755. { /* 440 in Xilinx Virtex-5 FXT */
  1756. .pvr_mask = 0xfffffff0,
  1757. .pvr_value = 0x7ff21910,
  1758. .cpu_name = "440 in Virtex-5 FXT",
  1759. .cpu_features = CPU_FTRS_44X,
  1760. .cpu_user_features = COMMON_USER_BOOKE,
  1761. .mmu_features = MMU_FTR_TYPE_44x,
  1762. .icache_bsize = 32,
  1763. .dcache_bsize = 32,
  1764. .cpu_setup = __setup_cpu_440x5,
  1765. .machine_check = machine_check_440A,
  1766. .platform = "ppc440",
  1767. },
  1768. { /* 460EX */
  1769. .pvr_mask = 0xffff0006,
  1770. .pvr_value = 0x13020002,
  1771. .cpu_name = "460EX",
  1772. .cpu_features = CPU_FTRS_440x6,
  1773. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1774. .mmu_features = MMU_FTR_TYPE_44x,
  1775. .icache_bsize = 32,
  1776. .dcache_bsize = 32,
  1777. .cpu_setup = __setup_cpu_460ex,
  1778. .machine_check = machine_check_440A,
  1779. .platform = "ppc440",
  1780. },
  1781. { /* 460EX Rev B */
  1782. .pvr_mask = 0xffff0007,
  1783. .pvr_value = 0x13020004,
  1784. .cpu_name = "460EX Rev. B",
  1785. .cpu_features = CPU_FTRS_440x6,
  1786. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1787. .mmu_features = MMU_FTR_TYPE_44x,
  1788. .icache_bsize = 32,
  1789. .dcache_bsize = 32,
  1790. .cpu_setup = __setup_cpu_460ex,
  1791. .machine_check = machine_check_440A,
  1792. .platform = "ppc440",
  1793. },
  1794. { /* 460GT */
  1795. .pvr_mask = 0xffff0006,
  1796. .pvr_value = 0x13020000,
  1797. .cpu_name = "460GT",
  1798. .cpu_features = CPU_FTRS_440x6,
  1799. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1800. .mmu_features = MMU_FTR_TYPE_44x,
  1801. .icache_bsize = 32,
  1802. .dcache_bsize = 32,
  1803. .cpu_setup = __setup_cpu_460gt,
  1804. .machine_check = machine_check_440A,
  1805. .platform = "ppc440",
  1806. },
  1807. { /* 460GT Rev B */
  1808. .pvr_mask = 0xffff0007,
  1809. .pvr_value = 0x13020005,
  1810. .cpu_name = "460GT Rev. B",
  1811. .cpu_features = CPU_FTRS_440x6,
  1812. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1813. .mmu_features = MMU_FTR_TYPE_44x,
  1814. .icache_bsize = 32,
  1815. .dcache_bsize = 32,
  1816. .cpu_setup = __setup_cpu_460gt,
  1817. .machine_check = machine_check_440A,
  1818. .platform = "ppc440",
  1819. },
  1820. { /* 460SX */
  1821. .pvr_mask = 0xffffff00,
  1822. .pvr_value = 0x13541800,
  1823. .cpu_name = "460SX",
  1824. .cpu_features = CPU_FTRS_44X,
  1825. .cpu_user_features = COMMON_USER_BOOKE,
  1826. .mmu_features = MMU_FTR_TYPE_44x,
  1827. .icache_bsize = 32,
  1828. .dcache_bsize = 32,
  1829. .cpu_setup = __setup_cpu_460sx,
  1830. .machine_check = machine_check_440A,
  1831. .platform = "ppc440",
  1832. },
  1833. { /* 464 in APM821xx */
  1834. .pvr_mask = 0xfffffff0,
  1835. .pvr_value = 0x12C41C80,
  1836. .cpu_name = "APM821XX",
  1837. .cpu_features = CPU_FTRS_44X,
  1838. .cpu_user_features = COMMON_USER_BOOKE |
  1839. PPC_FEATURE_HAS_FPU,
  1840. .mmu_features = MMU_FTR_TYPE_44x,
  1841. .icache_bsize = 32,
  1842. .dcache_bsize = 32,
  1843. .cpu_setup = __setup_cpu_apm821xx,
  1844. .machine_check = machine_check_440A,
  1845. .platform = "ppc440",
  1846. },
  1847. { /* 476 DD2 core */
  1848. .pvr_mask = 0xffffffff,
  1849. .pvr_value = 0x11a52080,
  1850. .cpu_name = "476",
  1851. .cpu_features = CPU_FTRS_47X | CPU_FTR_476_DD2,
  1852. .cpu_user_features = COMMON_USER_BOOKE |
  1853. PPC_FEATURE_HAS_FPU,
  1854. .mmu_features = MMU_FTR_TYPE_47x |
  1855. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1856. .icache_bsize = 32,
  1857. .dcache_bsize = 128,
  1858. .machine_check = machine_check_47x,
  1859. .platform = "ppc470",
  1860. },
  1861. { /* 476fpe */
  1862. .pvr_mask = 0xffff0000,
  1863. .pvr_value = 0x7ff50000,
  1864. .cpu_name = "476fpe",
  1865. .cpu_features = CPU_FTRS_47X | CPU_FTR_476_DD2,
  1866. .cpu_user_features = COMMON_USER_BOOKE |
  1867. PPC_FEATURE_HAS_FPU,
  1868. .mmu_features = MMU_FTR_TYPE_47x |
  1869. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1870. .icache_bsize = 32,
  1871. .dcache_bsize = 128,
  1872. .machine_check = machine_check_47x,
  1873. .platform = "ppc470",
  1874. },
  1875. { /* 476 iss */
  1876. .pvr_mask = 0xffff0000,
  1877. .pvr_value = 0x00050000,
  1878. .cpu_name = "476",
  1879. .cpu_features = CPU_FTRS_47X,
  1880. .cpu_user_features = COMMON_USER_BOOKE |
  1881. PPC_FEATURE_HAS_FPU,
  1882. .mmu_features = MMU_FTR_TYPE_47x |
  1883. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1884. .icache_bsize = 32,
  1885. .dcache_bsize = 128,
  1886. .machine_check = machine_check_47x,
  1887. .platform = "ppc470",
  1888. },
  1889. { /* 476 others */
  1890. .pvr_mask = 0xffff0000,
  1891. .pvr_value = 0x11a50000,
  1892. .cpu_name = "476",
  1893. .cpu_features = CPU_FTRS_47X,
  1894. .cpu_user_features = COMMON_USER_BOOKE |
  1895. PPC_FEATURE_HAS_FPU,
  1896. .mmu_features = MMU_FTR_TYPE_47x |
  1897. MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
  1898. .icache_bsize = 32,
  1899. .dcache_bsize = 128,
  1900. .machine_check = machine_check_47x,
  1901. .platform = "ppc470",
  1902. },
  1903. { /* default match */
  1904. .pvr_mask = 0x00000000,
  1905. .pvr_value = 0x00000000,
  1906. .cpu_name = "(generic 44x PPC)",
  1907. .cpu_features = CPU_FTRS_44X,
  1908. .cpu_user_features = COMMON_USER_BOOKE,
  1909. .mmu_features = MMU_FTR_TYPE_44x,
  1910. .icache_bsize = 32,
  1911. .dcache_bsize = 32,
  1912. .machine_check = machine_check_4xx,
  1913. .platform = "ppc440",
  1914. }
  1915. #endif /* CONFIG_44x */
  1916. #ifdef CONFIG_E200
  1917. { /* e200z5 */
  1918. .pvr_mask = 0xfff00000,
  1919. .pvr_value = 0x81000000,
  1920. .cpu_name = "e200z5",
  1921. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1922. .cpu_features = CPU_FTRS_E200,
  1923. .cpu_user_features = COMMON_USER_BOOKE |
  1924. PPC_FEATURE_HAS_EFP_SINGLE |
  1925. PPC_FEATURE_UNIFIED_CACHE,
  1926. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1927. .dcache_bsize = 32,
  1928. .machine_check = machine_check_e200,
  1929. .platform = "ppc5554",
  1930. },
  1931. { /* e200z6 */
  1932. .pvr_mask = 0xfff00000,
  1933. .pvr_value = 0x81100000,
  1934. .cpu_name = "e200z6",
  1935. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1936. .cpu_features = CPU_FTRS_E200,
  1937. .cpu_user_features = COMMON_USER_BOOKE |
  1938. PPC_FEATURE_HAS_SPE_COMP |
  1939. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1940. PPC_FEATURE_UNIFIED_CACHE,
  1941. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1942. .dcache_bsize = 32,
  1943. .machine_check = machine_check_e200,
  1944. .platform = "ppc5554",
  1945. },
  1946. { /* default match */
  1947. .pvr_mask = 0x00000000,
  1948. .pvr_value = 0x00000000,
  1949. .cpu_name = "(generic E200 PPC)",
  1950. .cpu_features = CPU_FTRS_E200,
  1951. .cpu_user_features = COMMON_USER_BOOKE |
  1952. PPC_FEATURE_HAS_EFP_SINGLE |
  1953. PPC_FEATURE_UNIFIED_CACHE,
  1954. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1955. .dcache_bsize = 32,
  1956. .cpu_setup = __setup_cpu_e200,
  1957. .machine_check = machine_check_e200,
  1958. .platform = "ppc5554",
  1959. }
  1960. #endif /* CONFIG_E200 */
  1961. #endif /* CONFIG_PPC32 */
  1962. #ifdef CONFIG_E500
  1963. #ifdef CONFIG_PPC32
  1964. { /* e500 */
  1965. .pvr_mask = 0xffff0000,
  1966. .pvr_value = 0x80200000,
  1967. .cpu_name = "e500",
  1968. .cpu_features = CPU_FTRS_E500,
  1969. .cpu_user_features = COMMON_USER_BOOKE |
  1970. PPC_FEATURE_HAS_SPE_COMP |
  1971. PPC_FEATURE_HAS_EFP_SINGLE_COMP,
  1972. .mmu_features = MMU_FTR_TYPE_FSL_E,
  1973. .icache_bsize = 32,
  1974. .dcache_bsize = 32,
  1975. .num_pmcs = 4,
  1976. .oprofile_cpu_type = "ppc/e500",
  1977. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1978. .cpu_setup = __setup_cpu_e500v1,
  1979. .machine_check = machine_check_e500,
  1980. .platform = "ppc8540",
  1981. },
  1982. { /* e500v2 */
  1983. .pvr_mask = 0xffff0000,
  1984. .pvr_value = 0x80210000,
  1985. .cpu_name = "e500v2",
  1986. .cpu_features = CPU_FTRS_E500_2,
  1987. .cpu_user_features = COMMON_USER_BOOKE |
  1988. PPC_FEATURE_HAS_SPE_COMP |
  1989. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1990. PPC_FEATURE_HAS_EFP_DOUBLE_COMP,
  1991. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS,
  1992. .icache_bsize = 32,
  1993. .dcache_bsize = 32,
  1994. .num_pmcs = 4,
  1995. .oprofile_cpu_type = "ppc/e500",
  1996. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  1997. .cpu_setup = __setup_cpu_e500v2,
  1998. .machine_check = machine_check_e500,
  1999. .platform = "ppc8548",
  2000. },
  2001. { /* e500mc */
  2002. .pvr_mask = 0xffff0000,
  2003. .pvr_value = 0x80230000,
  2004. .cpu_name = "e500mc",
  2005. .cpu_features = CPU_FTRS_E500MC,
  2006. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  2007. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
  2008. MMU_FTR_USE_TLBILX,
  2009. .icache_bsize = 64,
  2010. .dcache_bsize = 64,
  2011. .num_pmcs = 4,
  2012. .oprofile_cpu_type = "ppc/e500mc",
  2013. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  2014. .cpu_setup = __setup_cpu_e500mc,
  2015. .machine_check = machine_check_e500mc,
  2016. .platform = "ppce500mc",
  2017. },
  2018. #endif /* CONFIG_PPC32 */
  2019. { /* e5500 */
  2020. .pvr_mask = 0xffff0000,
  2021. .pvr_value = 0x80240000,
  2022. .cpu_name = "e5500",
  2023. .cpu_features = CPU_FTRS_E5500,
  2024. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  2025. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
  2026. MMU_FTR_USE_TLBILX,
  2027. .icache_bsize = 64,
  2028. .dcache_bsize = 64,
  2029. .num_pmcs = 4,
  2030. .oprofile_cpu_type = "ppc/e500mc",
  2031. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  2032. .cpu_setup = __setup_cpu_e5500,
  2033. #ifndef CONFIG_PPC32
  2034. .cpu_restore = __restore_cpu_e5500,
  2035. #endif
  2036. .machine_check = machine_check_e500mc,
  2037. .platform = "ppce5500",
  2038. },
  2039. { /* e6500 */
  2040. .pvr_mask = 0xffff0000,
  2041. .pvr_value = 0x80400000,
  2042. .cpu_name = "e6500",
  2043. .cpu_features = CPU_FTRS_E6500,
  2044. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  2045. .mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
  2046. MMU_FTR_USE_TLBILX,
  2047. .icache_bsize = 64,
  2048. .dcache_bsize = 64,
  2049. .num_pmcs = 4,
  2050. .oprofile_cpu_type = "ppc/e6500",
  2051. .oprofile_type = PPC_OPROFILE_FSL_EMB,
  2052. .cpu_setup = __setup_cpu_e5500,
  2053. #ifndef CONFIG_PPC32
  2054. .cpu_restore = __restore_cpu_e5500,
  2055. #endif
  2056. .machine_check = machine_check_e500mc,
  2057. .platform = "ppce6500",
  2058. },
  2059. #ifdef CONFIG_PPC32
  2060. { /* default match */
  2061. .pvr_mask = 0x00000000,
  2062. .pvr_value = 0x00000000,
  2063. .cpu_name = "(generic E500 PPC)",
  2064. .cpu_features = CPU_FTRS_E500,
  2065. .cpu_user_features = COMMON_USER_BOOKE |
  2066. PPC_FEATURE_HAS_SPE_COMP |
  2067. PPC_FEATURE_HAS_EFP_SINGLE_COMP,
  2068. .mmu_features = MMU_FTR_TYPE_FSL_E,
  2069. .icache_bsize = 32,
  2070. .dcache_bsize = 32,
  2071. .machine_check = machine_check_e500,
  2072. .platform = "powerpc",
  2073. }
  2074. #endif /* CONFIG_PPC32 */
  2075. #endif /* CONFIG_E500 */
  2076. #ifdef CONFIG_PPC_A2
  2077. { /* Standard A2 (>= DD2) + FPU core */
  2078. .pvr_mask = 0xffff0000,
  2079. .pvr_value = 0x00480000,
  2080. .cpu_name = "A2 (>= DD2)",
  2081. .cpu_features = CPU_FTRS_A2,
  2082. .cpu_user_features = COMMON_USER_PPC64,
  2083. .mmu_features = MMU_FTRS_A2,
  2084. .icache_bsize = 64,
  2085. .dcache_bsize = 64,
  2086. .num_pmcs = 0,
  2087. .cpu_setup = __setup_cpu_a2,
  2088. .cpu_restore = __restore_cpu_a2,
  2089. .machine_check = machine_check_generic,
  2090. .platform = "ppca2",
  2091. },
  2092. { /* This is a default entry to get going, to be replaced by
  2093. * a real one at some stage
  2094. */
  2095. #define CPU_FTRS_BASE_BOOK3E (CPU_FTR_USE_TB | \
  2096. CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_SMT | \
  2097. CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE)
  2098. .pvr_mask = 0x00000000,
  2099. .pvr_value = 0x00000000,
  2100. .cpu_name = "Book3E",
  2101. .cpu_features = CPU_FTRS_BASE_BOOK3E,
  2102. .cpu_user_features = COMMON_USER_PPC64,
  2103. .mmu_features = MMU_FTR_TYPE_3E | MMU_FTR_USE_TLBILX |
  2104. MMU_FTR_USE_TLBIVAX_BCAST |
  2105. MMU_FTR_LOCK_BCAST_INVAL,
  2106. .icache_bsize = 64,
  2107. .dcache_bsize = 64,
  2108. .num_pmcs = 0,
  2109. .machine_check = machine_check_generic,
  2110. .platform = "power6",
  2111. },
  2112. #endif /* CONFIG_PPC_A2 */
  2113. };
  2114. static struct cpu_spec the_cpu_spec;
  2115. static struct cpu_spec * __init setup_cpu_spec(unsigned long offset,
  2116. struct cpu_spec *s)
  2117. {
  2118. struct cpu_spec *t = &the_cpu_spec;
  2119. struct cpu_spec old;
  2120. t = PTRRELOC(t);
  2121. old = *t;
  2122. /* Copy everything, then do fixups */
  2123. *t = *s;
  2124. /*
  2125. * If we are overriding a previous value derived from the real
  2126. * PVR with a new value obtained using a logical PVR value,
  2127. * don't modify the performance monitor fields.
  2128. */
  2129. if (old.num_pmcs && !s->num_pmcs) {
  2130. t->num_pmcs = old.num_pmcs;
  2131. t->pmc_type = old.pmc_type;
  2132. t->oprofile_type = old.oprofile_type;
  2133. t->oprofile_mmcra_sihv = old.oprofile_mmcra_sihv;
  2134. t->oprofile_mmcra_sipr = old.oprofile_mmcra_sipr;
  2135. t->oprofile_mmcra_clear = old.oprofile_mmcra_clear;
  2136. /*
  2137. * If we have passed through this logic once before and
  2138. * have pulled the default case because the real PVR was
  2139. * not found inside cpu_specs[], then we are possibly
  2140. * running in compatibility mode. In that case, let the
  2141. * oprofiler know which set of compatibility counters to
  2142. * pull from by making sure the oprofile_cpu_type string
  2143. * is set to that of compatibility mode. If the
  2144. * oprofile_cpu_type already has a value, then we are
  2145. * possibly overriding a real PVR with a logical one,
  2146. * and, in that case, keep the current value for
  2147. * oprofile_cpu_type.
  2148. */
  2149. if (old.oprofile_cpu_type != NULL) {
  2150. t->oprofile_cpu_type = old.oprofile_cpu_type;
  2151. t->oprofile_type = old.oprofile_type;
  2152. }
  2153. }
  2154. *PTRRELOC(&cur_cpu_spec) = &the_cpu_spec;
  2155. /*
  2156. * Set the base platform string once; assumes
  2157. * we're called with real pvr first.
  2158. */
  2159. if (*PTRRELOC(&powerpc_base_platform) == NULL)
  2160. *PTRRELOC(&powerpc_base_platform) = t->platform;
  2161. #if defined(CONFIG_PPC64) || defined(CONFIG_BOOKE)
  2162. /* ppc64 and booke expect identify_cpu to also call setup_cpu for
  2163. * that processor. I will consolidate that at a later time, for now,
  2164. * just use #ifdef. We also don't need to PTRRELOC the function
  2165. * pointer on ppc64 and booke as we are running at 0 in real mode
  2166. * on ppc64 and reloc_offset is always 0 on booke.
  2167. */
  2168. if (t->cpu_setup) {
  2169. t->cpu_setup(offset, t);
  2170. }
  2171. #endif /* CONFIG_PPC64 || CONFIG_BOOKE */
  2172. return t;
  2173. }
  2174. struct cpu_spec * __init identify_cpu(unsigned long offset, unsigned int pvr)
  2175. {
  2176. struct cpu_spec *s = cpu_specs;
  2177. int i;
  2178. s = PTRRELOC(s);
  2179. for (i = 0; i < ARRAY_SIZE(cpu_specs); i++,s++) {
  2180. if ((pvr & s->pvr_mask) == s->pvr_value)
  2181. return setup_cpu_spec(offset, s);
  2182. }
  2183. BUG();
  2184. return NULL;
  2185. }