at91sam9260.dtsi 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480
  1. /*
  2. * at91sam9260.dtsi - Device Tree Include file for AT91SAM9260 family SoC
  3. *
  4. * Copyright (C) 2011 Atmel,
  5. * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>,
  6. * 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  7. *
  8. * Licensed under GPLv2 or later.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. model = "Atmel AT91SAM9260 family SoC";
  13. compatible = "atmel,at91sam9260";
  14. interrupt-parent = <&aic>;
  15. aliases {
  16. serial0 = &dbgu;
  17. serial1 = &usart0;
  18. serial2 = &usart1;
  19. serial3 = &usart2;
  20. serial4 = &usart3;
  21. serial5 = &uart0;
  22. serial6 = &uart1;
  23. gpio0 = &pioA;
  24. gpio1 = &pioB;
  25. gpio2 = &pioC;
  26. tcb0 = &tcb0;
  27. tcb1 = &tcb1;
  28. i2c0 = &i2c0;
  29. };
  30. cpus {
  31. cpu@0 {
  32. compatible = "arm,arm926ejs";
  33. };
  34. };
  35. memory {
  36. reg = <0x20000000 0x04000000>;
  37. };
  38. ahb {
  39. compatible = "simple-bus";
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. ranges;
  43. apb {
  44. compatible = "simple-bus";
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. ranges;
  48. aic: interrupt-controller@fffff000 {
  49. #interrupt-cells = <3>;
  50. compatible = "atmel,at91rm9200-aic";
  51. interrupt-controller;
  52. reg = <0xfffff000 0x200>;
  53. atmel,external-irqs = <29 30 31>;
  54. };
  55. ramc0: ramc@ffffea00 {
  56. compatible = "atmel,at91sam9260-sdramc";
  57. reg = <0xffffea00 0x200>;
  58. };
  59. pmc: pmc@fffffc00 {
  60. compatible = "atmel,at91rm9200-pmc";
  61. reg = <0xfffffc00 0x100>;
  62. };
  63. rstc@fffffd00 {
  64. compatible = "atmel,at91sam9260-rstc";
  65. reg = <0xfffffd00 0x10>;
  66. };
  67. shdwc@fffffd10 {
  68. compatible = "atmel,at91sam9260-shdwc";
  69. reg = <0xfffffd10 0x10>;
  70. };
  71. pit: timer@fffffd30 {
  72. compatible = "atmel,at91sam9260-pit";
  73. reg = <0xfffffd30 0xf>;
  74. interrupts = <1 4 7>;
  75. };
  76. tcb0: timer@fffa0000 {
  77. compatible = "atmel,at91rm9200-tcb";
  78. reg = <0xfffa0000 0x100>;
  79. interrupts = <17 4 0 18 4 0 19 4 0>;
  80. };
  81. tcb1: timer@fffdc000 {
  82. compatible = "atmel,at91rm9200-tcb";
  83. reg = <0xfffdc000 0x100>;
  84. interrupts = <26 4 0 27 4 0 28 4 0>;
  85. };
  86. pinctrl@fffff400 {
  87. #address-cells = <1>;
  88. #size-cells = <1>;
  89. compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
  90. ranges = <0xfffff400 0xfffff400 0x600>;
  91. atmel,mux-mask = <
  92. /* A B */
  93. 0xffffffff 0xffc00c3b /* pioA */
  94. 0xffffffff 0x7fff3ccf /* pioB */
  95. 0xffffffff 0x007fffff /* pioC */
  96. >;
  97. /* shared pinctrl settings */
  98. dbgu {
  99. pinctrl_dbgu: dbgu-0 {
  100. atmel,pins =
  101. <1 14 0x1 0x0 /* PB14 periph A */
  102. 1 15 0x1 0x1>; /* PB15 periph with pullup */
  103. };
  104. };
  105. usart0 {
  106. pinctrl_usart0: usart0-0 {
  107. atmel,pins =
  108. <1 4 0x1 0x0 /* PB4 periph A */
  109. 1 5 0x1 0x0>; /* PB5 periph A */
  110. };
  111. pinctrl_usart0_rts: usart0_rts-0 {
  112. atmel,pins =
  113. <1 26 0x1 0x0>; /* PB26 periph A */
  114. };
  115. pinctrl_usart0_cts: usart0_cts-0 {
  116. atmel,pins =
  117. <1 27 0x1 0x0>; /* PB27 periph A */
  118. };
  119. pinctrl_usart0_dtr_dsr: usart0_dtr_dsr-0 {
  120. atmel,pins =
  121. <1 24 0x1 0x0 /* PB24 periph A */
  122. 1 22 0x1 0x0>; /* PB22 periph A */
  123. };
  124. pinctrl_usart0_dcd: usart0_dcd-0 {
  125. atmel,pins =
  126. <1 23 0x1 0x0>; /* PB23 periph A */
  127. };
  128. pinctrl_usart0_ri: usart0_ri-0 {
  129. atmel,pins =
  130. <1 25 0x1 0x0>; /* PB25 periph A */
  131. };
  132. };
  133. usart1 {
  134. pinctrl_usart1: usart1-0 {
  135. atmel,pins =
  136. <2 6 0x1 0x1 /* PB6 periph A with pullup */
  137. 2 7 0x1 0x0>; /* PB7 periph A */
  138. };
  139. pinctrl_usart1_rts: usart1_rts-0 {
  140. atmel,pins =
  141. <1 28 0x1 0x0>; /* PB28 periph A */
  142. };
  143. pinctrl_usart1_cts: usart1_cts-0 {
  144. atmel,pins =
  145. <1 29 0x1 0x0>; /* PB29 periph A */
  146. };
  147. };
  148. usart2 {
  149. pinctrl_usart2: usart2-0 {
  150. atmel,pins =
  151. <1 8 0x1 0x1 /* PB8 periph A with pullup */
  152. 1 9 0x1 0x0>; /* PB9 periph A */
  153. };
  154. pinctrl_usart2_rts: usart2_rts-0 {
  155. atmel,pins =
  156. <0 4 0x1 0x0>; /* PA4 periph A */
  157. };
  158. pinctrl_usart2_cts: usart2_cts-0 {
  159. atmel,pins =
  160. <0 5 0x1 0x0>; /* PA5 periph A */
  161. };
  162. };
  163. usart3 {
  164. pinctrl_usart3: usart3-0 {
  165. atmel,pins =
  166. <2 10 0x1 0x1 /* PB10 periph A with pullup */
  167. 2 11 0x1 0x0>; /* PB11 periph A */
  168. };
  169. pinctrl_usart3_rts: usart3_rts-0 {
  170. atmel,pins =
  171. <3 8 0x2 0x0>; /* PB8 periph B */
  172. };
  173. pinctrl_usart3_cts: usart3_cts-0 {
  174. atmel,pins =
  175. <3 10 0x2 0x0>; /* PB10 periph B */
  176. };
  177. };
  178. uart0 {
  179. pinctrl_uart0: uart0-0 {
  180. atmel,pins =
  181. <0 31 0x2 0x1 /* PA31 periph B with pullup */
  182. 0 30 0x2 0x0>; /* PA30 periph B */
  183. };
  184. };
  185. uart1 {
  186. pinctrl_uart1: uart1-0 {
  187. atmel,pins =
  188. <2 12 0x1 0x1 /* PB12 periph A with pullup */
  189. 2 13 0x1 0x0>; /* PB13 periph A */
  190. };
  191. };
  192. nand {
  193. pinctrl_nand: nand-0 {
  194. atmel,pins =
  195. <2 13 0x0 0x1 /* PC13 gpio RDY pin pull_up */
  196. 2 14 0x0 0x1>; /* PC14 gpio enable pin pull_up */
  197. };
  198. };
  199. macb {
  200. pinctrl_macb_rmii: macb_rmii-0 {
  201. atmel,pins =
  202. <0 12 0x1 0x0 /* PA12 periph A */
  203. 0 13 0x1 0x0 /* PA13 periph A */
  204. 0 14 0x1 0x0 /* PA14 periph A */
  205. 0 15 0x1 0x0 /* PA15 periph A */
  206. 0 16 0x1 0x0 /* PA16 periph A */
  207. 0 17 0x1 0x0 /* PA17 periph A */
  208. 0 18 0x1 0x0 /* PA18 periph A */
  209. 0 19 0x1 0x0 /* PA19 periph A */
  210. 0 20 0x1 0x0 /* PA20 periph A */
  211. 0 21 0x1 0x0>; /* PA21 periph A */
  212. };
  213. pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
  214. atmel,pins =
  215. <0 22 0x2 0x0 /* PA22 periph B */
  216. 0 23 0x2 0x0 /* PA23 periph B */
  217. 0 24 0x2 0x0 /* PA24 periph B */
  218. 0 25 0x2 0x0 /* PA25 periph B */
  219. 0 26 0x2 0x0 /* PA26 periph B */
  220. 0 27 0x2 0x0 /* PA27 periph B */
  221. 0 28 0x2 0x0 /* PA28 periph B */
  222. 0 29 0x2 0x0>; /* PA29 periph B */
  223. };
  224. pinctrl_macb_rmii_mii_alt: macb_rmii_mii-1 {
  225. atmel,pins =
  226. <0 10 0x2 0x0 /* PA10 periph B */
  227. 0 11 0x2 0x0 /* PA11 periph B */
  228. 0 24 0x2 0x0 /* PA24 periph B */
  229. 0 25 0x2 0x0 /* PA25 periph B */
  230. 0 26 0x2 0x0 /* PA26 periph B */
  231. 0 27 0x2 0x0 /* PA27 periph B */
  232. 0 28 0x2 0x0 /* PA28 periph B */
  233. 0 29 0x2 0x0>; /* PA29 periph B */
  234. };
  235. };
  236. pioA: gpio@fffff400 {
  237. compatible = "atmel,at91rm9200-gpio";
  238. reg = <0xfffff400 0x200>;
  239. interrupts = <2 4 1>;
  240. #gpio-cells = <2>;
  241. gpio-controller;
  242. interrupt-controller;
  243. #interrupt-cells = <2>;
  244. };
  245. pioB: gpio@fffff600 {
  246. compatible = "atmel,at91rm9200-gpio";
  247. reg = <0xfffff600 0x200>;
  248. interrupts = <3 4 1>;
  249. #gpio-cells = <2>;
  250. gpio-controller;
  251. interrupt-controller;
  252. #interrupt-cells = <2>;
  253. };
  254. pioC: gpio@fffff800 {
  255. compatible = "atmel,at91rm9200-gpio";
  256. reg = <0xfffff800 0x200>;
  257. interrupts = <4 4 1>;
  258. #gpio-cells = <2>;
  259. gpio-controller;
  260. interrupt-controller;
  261. #interrupt-cells = <2>;
  262. };
  263. };
  264. dbgu: serial@fffff200 {
  265. compatible = "atmel,at91sam9260-usart";
  266. reg = <0xfffff200 0x200>;
  267. interrupts = <1 4 7>;
  268. pinctrl-names = "default";
  269. pinctrl-0 = <&pinctrl_dbgu>;
  270. status = "disabled";
  271. };
  272. usart0: serial@fffb0000 {
  273. compatible = "atmel,at91sam9260-usart";
  274. reg = <0xfffb0000 0x200>;
  275. interrupts = <6 4 5>;
  276. atmel,use-dma-rx;
  277. atmel,use-dma-tx;
  278. pinctrl-names = "default";
  279. pinctrl-0 = <&pinctrl_usart0>;
  280. status = "disabled";
  281. };
  282. usart1: serial@fffb4000 {
  283. compatible = "atmel,at91sam9260-usart";
  284. reg = <0xfffb4000 0x200>;
  285. interrupts = <7 4 5>;
  286. atmel,use-dma-rx;
  287. atmel,use-dma-tx;
  288. pinctrl-names = "default";
  289. pinctrl-0 = <&pinctrl_usart1>;
  290. status = "disabled";
  291. };
  292. usart2: serial@fffb8000 {
  293. compatible = "atmel,at91sam9260-usart";
  294. reg = <0xfffb8000 0x200>;
  295. interrupts = <8 4 5>;
  296. atmel,use-dma-rx;
  297. atmel,use-dma-tx;
  298. pinctrl-names = "default";
  299. pinctrl-0 = <&pinctrl_usart2>;
  300. status = "disabled";
  301. };
  302. usart3: serial@fffd0000 {
  303. compatible = "atmel,at91sam9260-usart";
  304. reg = <0xfffd0000 0x200>;
  305. interrupts = <23 4 5>;
  306. atmel,use-dma-rx;
  307. atmel,use-dma-tx;
  308. pinctrl-names = "default";
  309. pinctrl-0 = <&pinctrl_usart3>;
  310. status = "disabled";
  311. };
  312. uart0: serial@fffd4000 {
  313. compatible = "atmel,at91sam9260-usart";
  314. reg = <0xfffd4000 0x200>;
  315. interrupts = <24 4 5>;
  316. atmel,use-dma-rx;
  317. atmel,use-dma-tx;
  318. pinctrl-names = "default";
  319. pinctrl-0 = <&pinctrl_uart0>;
  320. status = "disabled";
  321. };
  322. uart1: serial@fffd8000 {
  323. compatible = "atmel,at91sam9260-usart";
  324. reg = <0xfffd8000 0x200>;
  325. interrupts = <25 4 5>;
  326. atmel,use-dma-rx;
  327. atmel,use-dma-tx;
  328. pinctrl-names = "default";
  329. pinctrl-0 = <&pinctrl_uart1>;
  330. status = "disabled";
  331. };
  332. macb0: ethernet@fffc4000 {
  333. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  334. reg = <0xfffc4000 0x100>;
  335. interrupts = <21 4 3>;
  336. pinctrl-names = "default";
  337. pinctrl-0 = <&pinctrl_macb_rmii>;
  338. status = "disabled";
  339. };
  340. usb1: gadget@fffa4000 {
  341. compatible = "atmel,at91rm9200-udc";
  342. reg = <0xfffa4000 0x4000>;
  343. interrupts = <10 4 2>;
  344. status = "disabled";
  345. };
  346. i2c0: i2c@fffac000 {
  347. compatible = "atmel,at91sam9260-i2c";
  348. reg = <0xfffac000 0x100>;
  349. interrupts = <11 4 6>;
  350. #address-cells = <1>;
  351. #size-cells = <0>;
  352. status = "disabled";
  353. };
  354. adc0: adc@fffe0000 {
  355. compatible = "atmel,at91sam9260-adc";
  356. reg = <0xfffe0000 0x100>;
  357. interrupts = <5 4 0>;
  358. atmel,adc-use-external-triggers;
  359. atmel,adc-channels-used = <0xf>;
  360. atmel,adc-vref = <3300>;
  361. atmel,adc-num-channels = <4>;
  362. atmel,adc-startup-time = <15>;
  363. atmel,adc-channel-base = <0x30>;
  364. atmel,adc-drdy-mask = <0x10000>;
  365. atmel,adc-status-register = <0x1c>;
  366. atmel,adc-trigger-register = <0x04>;
  367. trigger@0 {
  368. trigger-name = "timer-counter-0";
  369. trigger-value = <0x1>;
  370. };
  371. trigger@1 {
  372. trigger-name = "timer-counter-1";
  373. trigger-value = <0x3>;
  374. };
  375. trigger@2 {
  376. trigger-name = "timer-counter-2";
  377. trigger-value = <0x5>;
  378. };
  379. trigger@3 {
  380. trigger-name = "external";
  381. trigger-value = <0x13>;
  382. trigger-external;
  383. };
  384. };
  385. };
  386. nand0: nand@40000000 {
  387. compatible = "atmel,at91rm9200-nand";
  388. #address-cells = <1>;
  389. #size-cells = <1>;
  390. reg = <0x40000000 0x10000000
  391. 0xffffe800 0x200
  392. >;
  393. atmel,nand-addr-offset = <21>;
  394. atmel,nand-cmd-offset = <22>;
  395. pinctrl-names = "default";
  396. pinctrl-0 = <&pinctrl_nand>;
  397. gpios = <&pioC 13 0
  398. &pioC 14 0
  399. 0
  400. >;
  401. status = "disabled";
  402. };
  403. usb0: ohci@00500000 {
  404. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  405. reg = <0x00500000 0x100000>;
  406. interrupts = <20 4 2>;
  407. status = "disabled";
  408. };
  409. };
  410. i2c@0 {
  411. compatible = "i2c-gpio";
  412. gpios = <&pioA 23 0 /* sda */
  413. &pioA 24 0 /* scl */
  414. >;
  415. i2c-gpio,sda-open-drain;
  416. i2c-gpio,scl-open-drain;
  417. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  418. #address-cells = <1>;
  419. #size-cells = <0>;
  420. status = "disabled";
  421. };
  422. };