paca.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /*
  2. * include/asm-powerpc/paca.h
  3. *
  4. * This control block defines the PACA which defines the processor
  5. * specific data for each logical processor on the system.
  6. * There are some pointers defined that are utilized by PLIC.
  7. *
  8. * C 2001 PPC 64 Team, IBM Corp
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License
  12. * as published by the Free Software Foundation; either version
  13. * 2 of the License, or (at your option) any later version.
  14. */
  15. #ifndef _ASM_POWERPC_PACA_H
  16. #define _ASM_POWERPC_PACA_H
  17. #ifdef __KERNEL__
  18. #include <asm/types.h>
  19. #include <asm/lppaca.h>
  20. #include <asm/mmu.h>
  21. register struct paca_struct *local_paca asm("r13");
  22. #define get_paca() local_paca
  23. #define get_lppaca() (get_paca()->lppaca_ptr)
  24. struct task_struct;
  25. /*
  26. * Defines the layout of the paca.
  27. *
  28. * This structure is not directly accessed by firmware or the service
  29. * processor except for the first two pointers that point to the
  30. * lppaca area and the ItLpRegSave area for this CPU. The lppaca
  31. * object is currently contained within the PACA but it doesn't need
  32. * to be.
  33. */
  34. struct paca_struct {
  35. /*
  36. * Because hw_cpu_id, unlike other paca fields, is accessed
  37. * routinely from other CPUs (from the IRQ code), we stick to
  38. * read-only (after boot) fields in the first cacheline to
  39. * avoid cacheline bouncing.
  40. */
  41. /*
  42. * MAGIC: These first two pointers can't be moved - they're
  43. * accessed by the firmware
  44. */
  45. struct lppaca *lppaca_ptr; /* Pointer to LpPaca for PLIC */
  46. #ifdef CONFIG_PPC_ISERIES
  47. void *reg_save_ptr; /* Pointer to LpRegSave for PLIC */
  48. #endif /* CONFIG_PPC_ISERIES */
  49. /*
  50. * MAGIC: the spinlock functions in arch/powerpc/lib/locks.c
  51. * load lock_token and paca_index with a single lwz
  52. * instruction. They must travel together and be properly
  53. * aligned.
  54. */
  55. u16 lock_token; /* Constant 0x8000, used in locks */
  56. u16 paca_index; /* Logical processor number */
  57. u64 kernel_toc; /* Kernel TOC address */
  58. u64 stab_real; /* Absolute address of segment table */
  59. u64 stab_addr; /* Virtual address of segment table */
  60. void *emergency_sp; /* pointer to emergency stack */
  61. u64 data_offset; /* per cpu data offset */
  62. s16 hw_cpu_id; /* Physical processor number */
  63. u8 cpu_start; /* At startup, processor spins until */
  64. /* this becomes non-zero. */
  65. /*
  66. * Now, starting in cacheline 2, the exception save areas
  67. */
  68. /* used for most interrupts/exceptions */
  69. u64 exgen[10] __attribute__((aligned(0x80)));
  70. u64 exmc[10]; /* used for machine checks */
  71. u64 exslb[10]; /* used for SLB/segment table misses
  72. * on the linear mapping */
  73. mm_context_t context;
  74. u16 vmalloc_sllp;
  75. u16 slb_cache[SLB_CACHE_ENTRIES];
  76. u16 slb_cache_ptr;
  77. /*
  78. * then miscellaneous read-write fields
  79. */
  80. struct task_struct *__current; /* Pointer to current */
  81. u64 kstack; /* Saved Kernel stack addr */
  82. u64 stab_rr; /* stab/slb round-robin counter */
  83. u64 saved_r1; /* r1 save for RTAS calls */
  84. u64 saved_msr; /* MSR saved here by enter_rtas */
  85. u8 proc_enabled; /* irq soft-enable flag */
  86. /* Stuff for accurate time accounting */
  87. u64 user_time; /* accumulated usermode TB ticks */
  88. u64 system_time; /* accumulated system TB ticks */
  89. u64 startpurr; /* PURR/TB value snapshot */
  90. };
  91. extern struct paca_struct paca[];
  92. void setup_boot_paca(void);
  93. #endif /* __KERNEL__ */
  94. #endif /* _ASM_POWERPC_PACA_H */