io.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455
  1. #ifndef _ASM_POWERPC_IO_H
  2. #define _ASM_POWERPC_IO_H
  3. #ifdef __KERNEL__
  4. /*
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version
  8. * 2 of the License, or (at your option) any later version.
  9. */
  10. /* Check of existence of legacy devices */
  11. extern int check_legacy_ioport(unsigned long base_port);
  12. #ifndef CONFIG_PPC64
  13. #include <asm-ppc/io.h>
  14. #else
  15. #include <linux/compiler.h>
  16. #include <asm/page.h>
  17. #include <asm/byteorder.h>
  18. #ifdef CONFIG_PPC_ISERIES
  19. #include <asm/iseries/iseries_io.h>
  20. #endif
  21. #include <asm/synch.h>
  22. #include <asm/delay.h>
  23. #include <asm-generic/iomap.h>
  24. #define __ide_mm_insw(p, a, c) _insw_ns((volatile u16 __iomem *)(p), (a), (c))
  25. #define __ide_mm_insl(p, a, c) _insl_ns((volatile u32 __iomem *)(p), (a), (c))
  26. #define __ide_mm_outsw(p, a, c) _outsw_ns((volatile u16 __iomem *)(p), (a), (c))
  27. #define __ide_mm_outsl(p, a, c) _outsl_ns((volatile u32 __iomem *)(p), (a), (c))
  28. #define SIO_CONFIG_RA 0x398
  29. #define SIO_CONFIG_RD 0x399
  30. #define SLOW_DOWN_IO
  31. extern unsigned long isa_io_base;
  32. extern unsigned long pci_io_base;
  33. #ifdef CONFIG_PPC_ISERIES
  34. /* __raw_* accessors aren't supported on iSeries */
  35. #define __raw_readb(addr) { BUG(); 0; }
  36. #define __raw_readw(addr) { BUG(); 0; }
  37. #define __raw_readl(addr) { BUG(); 0; }
  38. #define __raw_readq(addr) { BUG(); 0; }
  39. #define __raw_writeb(v, addr) { BUG(); 0; }
  40. #define __raw_writew(v, addr) { BUG(); 0; }
  41. #define __raw_writel(v, addr) { BUG(); 0; }
  42. #define __raw_writeq(v, addr) { BUG(); 0; }
  43. #define readb(addr) iSeries_Read_Byte(addr)
  44. #define readw(addr) iSeries_Read_Word(addr)
  45. #define readl(addr) iSeries_Read_Long(addr)
  46. #define writeb(data, addr) iSeries_Write_Byte((data),(addr))
  47. #define writew(data, addr) iSeries_Write_Word((data),(addr))
  48. #define writel(data, addr) iSeries_Write_Long((data),(addr))
  49. #define memset_io(a,b,c) iSeries_memset_io((a),(b),(c))
  50. #define memcpy_fromio(a,b,c) iSeries_memcpy_fromio((a), (b), (c))
  51. #define memcpy_toio(a,b,c) iSeries_memcpy_toio((a), (b), (c))
  52. #define inb(addr) readb(((void __iomem *)(long)(addr)))
  53. #define inw(addr) readw(((void __iomem *)(long)(addr)))
  54. #define inl(addr) readl(((void __iomem *)(long)(addr)))
  55. #define outb(data,addr) writeb(data,((void __iomem *)(long)(addr)))
  56. #define outw(data,addr) writew(data,((void __iomem *)(long)(addr)))
  57. #define outl(data,addr) writel(data,((void __iomem *)(long)(addr)))
  58. /*
  59. * The *_ns versions below don't do byte-swapping.
  60. * Neither do the standard versions now, these are just here
  61. * for older code.
  62. */
  63. #define insb(port, buf, ns) _insb((u8 __iomem *)((port)+pci_io_base), (buf), (ns))
  64. #define insw(port, buf, ns) _insw_ns((u8 __iomem *)((port)+pci_io_base), (buf), (ns))
  65. #define insl(port, buf, nl) _insl_ns((u8 __iomem *)((port)+pci_io_base), (buf), (nl))
  66. #define insw_ns(port, buf, ns) _insw_ns((u16 __iomem *)((port)+pci_io_base), (buf), (ns))
  67. #define insl_ns(port, buf, nl) _insl_ns((u32 __iomem *)((port)+pci_io_base), (buf), (nl))
  68. #else
  69. static inline unsigned char __raw_readb(const volatile void __iomem *addr)
  70. {
  71. return *(volatile unsigned char __force *)addr;
  72. }
  73. static inline unsigned short __raw_readw(const volatile void __iomem *addr)
  74. {
  75. return *(volatile unsigned short __force *)addr;
  76. }
  77. static inline unsigned int __raw_readl(const volatile void __iomem *addr)
  78. {
  79. return *(volatile unsigned int __force *)addr;
  80. }
  81. static inline unsigned long __raw_readq(const volatile void __iomem *addr)
  82. {
  83. return *(volatile unsigned long __force *)addr;
  84. }
  85. static inline void __raw_writeb(unsigned char v, volatile void __iomem *addr)
  86. {
  87. *(volatile unsigned char __force *)addr = v;
  88. }
  89. static inline void __raw_writew(unsigned short v, volatile void __iomem *addr)
  90. {
  91. *(volatile unsigned short __force *)addr = v;
  92. }
  93. static inline void __raw_writel(unsigned int v, volatile void __iomem *addr)
  94. {
  95. *(volatile unsigned int __force *)addr = v;
  96. }
  97. static inline void __raw_writeq(unsigned long v, volatile void __iomem *addr)
  98. {
  99. *(volatile unsigned long __force *)addr = v;
  100. }
  101. #define readb(addr) eeh_readb(addr)
  102. #define readw(addr) eeh_readw(addr)
  103. #define readl(addr) eeh_readl(addr)
  104. #define readq(addr) eeh_readq(addr)
  105. #define writeb(data, addr) eeh_writeb((data), (addr))
  106. #define writew(data, addr) eeh_writew((data), (addr))
  107. #define writel(data, addr) eeh_writel((data), (addr))
  108. #define writeq(data, addr) eeh_writeq((data), (addr))
  109. #define memset_io(a,b,c) eeh_memset_io((a),(b),(c))
  110. #define memcpy_fromio(a,b,c) eeh_memcpy_fromio((a),(b),(c))
  111. #define memcpy_toio(a,b,c) eeh_memcpy_toio((a),(b),(c))
  112. #define inb(port) eeh_inb((unsigned long)port)
  113. #define outb(val, port) eeh_outb(val, (unsigned long)port)
  114. #define inw(port) eeh_inw((unsigned long)port)
  115. #define outw(val, port) eeh_outw(val, (unsigned long)port)
  116. #define inl(port) eeh_inl((unsigned long)port)
  117. #define outl(val, port) eeh_outl(val, (unsigned long)port)
  118. /*
  119. * The insw/outsw/insl/outsl macros don't do byte-swapping.
  120. * They are only used in practice for transferring buffers which
  121. * are arrays of bytes, and byte-swapping is not appropriate in
  122. * that case. - paulus */
  123. #define insb(port, buf, ns) eeh_insb((port), (buf), (ns))
  124. #define insw(port, buf, ns) eeh_insw_ns((port), (buf), (ns))
  125. #define insl(port, buf, nl) eeh_insl_ns((port), (buf), (nl))
  126. #define insw_ns(port, buf, ns) eeh_insw_ns((port), (buf), (ns))
  127. #define insl_ns(port, buf, nl) eeh_insl_ns((port), (buf), (nl))
  128. #endif
  129. #define outsb(port, buf, ns) _outsb((u8 __iomem *)((port)+pci_io_base), (buf), (ns))
  130. #define outsw(port, buf, ns) _outsw_ns((u16 __iomem *)((port)+pci_io_base), (buf), (ns))
  131. #define outsl(port, buf, nl) _outsl_ns((u32 __iomem *)((port)+pci_io_base), (buf), (nl))
  132. #define readb_relaxed(addr) readb(addr)
  133. #define readw_relaxed(addr) readw(addr)
  134. #define readl_relaxed(addr) readl(addr)
  135. #define readq_relaxed(addr) readq(addr)
  136. extern void _insb(volatile u8 __iomem *port, void *buf, int ns);
  137. extern void _outsb(volatile u8 __iomem *port, const void *buf, int ns);
  138. extern void _insw(volatile u16 __iomem *port, void *buf, int ns);
  139. extern void _outsw(volatile u16 __iomem *port, const void *buf, int ns);
  140. extern void _insl(volatile u32 __iomem *port, void *buf, int nl);
  141. extern void _outsl(volatile u32 __iomem *port, const void *buf, int nl);
  142. extern void _insw_ns(volatile u16 __iomem *port, void *buf, int ns);
  143. extern void _outsw_ns(volatile u16 __iomem *port, const void *buf, int ns);
  144. extern void _insl_ns(volatile u32 __iomem *port, void *buf, int nl);
  145. extern void _outsl_ns(volatile u32 __iomem *port, const void *buf, int nl);
  146. #define mmiowb()
  147. /*
  148. * output pause versions need a delay at least for the
  149. * w83c105 ide controller in a p610.
  150. */
  151. #define inb_p(port) inb(port)
  152. #define outb_p(val, port) (udelay(1), outb((val), (port)))
  153. #define inw_p(port) inw(port)
  154. #define outw_p(val, port) (udelay(1), outw((val), (port)))
  155. #define inl_p(port) inl(port)
  156. #define outl_p(val, port) (udelay(1), outl((val), (port)))
  157. /*
  158. * The *_ns versions below don't do byte-swapping.
  159. * Neither do the standard versions now, these are just here
  160. * for older code.
  161. */
  162. #define outsw_ns(port, buf, ns) _outsw_ns((u16 __iomem *)((port)+pci_io_base), (buf), (ns))
  163. #define outsl_ns(port, buf, nl) _outsl_ns((u32 __iomem *)((port)+pci_io_base), (buf), (nl))
  164. #define IO_SPACE_LIMIT ~(0UL)
  165. extern int __ioremap_explicit(unsigned long p_addr, unsigned long v_addr,
  166. unsigned long size, unsigned long flags);
  167. extern void __iomem *__ioremap(unsigned long address, unsigned long size,
  168. unsigned long flags);
  169. /**
  170. * ioremap - map bus memory into CPU space
  171. * @address: bus address of the memory
  172. * @size: size of the resource to map
  173. *
  174. * ioremap performs a platform specific sequence of operations to
  175. * make bus memory CPU accessible via the readb/readw/readl/writeb/
  176. * writew/writel functions and the other mmio helpers. The returned
  177. * address is not guaranteed to be usable directly as a virtual
  178. * address.
  179. */
  180. extern void __iomem *ioremap(unsigned long address, unsigned long size);
  181. #define ioremap_nocache(addr, size) ioremap((addr), (size))
  182. extern int iounmap_explicit(volatile void __iomem *addr, unsigned long size);
  183. extern void iounmap(volatile void __iomem *addr);
  184. extern void __iomem * reserve_phb_iospace(unsigned long size);
  185. /**
  186. * virt_to_phys - map virtual addresses to physical
  187. * @address: address to remap
  188. *
  189. * The returned physical address is the physical (CPU) mapping for
  190. * the memory address given. It is only valid to use this function on
  191. * addresses directly mapped or allocated via kmalloc.
  192. *
  193. * This function does not give bus mappings for DMA transfers. In
  194. * almost all conceivable cases a device driver should not be using
  195. * this function
  196. */
  197. static inline unsigned long virt_to_phys(volatile void * address)
  198. {
  199. return __pa((unsigned long)address);
  200. }
  201. /**
  202. * phys_to_virt - map physical address to virtual
  203. * @address: address to remap
  204. *
  205. * The returned virtual address is a current CPU mapping for
  206. * the memory address given. It is only valid to use this function on
  207. * addresses that have a kernel mapping
  208. *
  209. * This function does not handle bus mappings for DMA transfers. In
  210. * almost all conceivable cases a device driver should not be using
  211. * this function
  212. */
  213. static inline void * phys_to_virt(unsigned long address)
  214. {
  215. return (void *)__va(address);
  216. }
  217. /*
  218. * Change "struct page" to physical address.
  219. */
  220. #define page_to_phys(page) (page_to_pfn(page) << PAGE_SHIFT)
  221. /* We do NOT want virtual merging, it would put too much pressure on
  222. * our iommu allocator. Instead, we want drivers to be smart enough
  223. * to coalesce sglists that happen to have been mapped in a contiguous
  224. * way by the iommu
  225. */
  226. #define BIO_VMERGE_BOUNDARY 0
  227. static inline void iosync(void)
  228. {
  229. __asm__ __volatile__ ("sync" : : : "memory");
  230. }
  231. /* Enforce in-order execution of data I/O.
  232. * No distinction between read/write on PPC; use eieio for all three.
  233. */
  234. #define iobarrier_rw() eieio()
  235. #define iobarrier_r() eieio()
  236. #define iobarrier_w() eieio()
  237. /*
  238. * 8, 16 and 32 bit, big and little endian I/O operations, with barrier.
  239. * These routines do not perform EEH-related I/O address translation,
  240. * and should not be used directly by device drivers. Use inb/readb
  241. * instead.
  242. */
  243. static inline int in_8(const volatile unsigned char __iomem *addr)
  244. {
  245. int ret;
  246. __asm__ __volatile__("lbz%U1%X1 %0,%1; twi 0,%0,0; isync"
  247. : "=r" (ret) : "m" (*addr));
  248. return ret;
  249. }
  250. static inline void out_8(volatile unsigned char __iomem *addr, int val)
  251. {
  252. __asm__ __volatile__("stb%U0%X0 %1,%0; sync"
  253. : "=m" (*addr) : "r" (val));
  254. }
  255. static inline int in_le16(const volatile unsigned short __iomem *addr)
  256. {
  257. int ret;
  258. __asm__ __volatile__("lhbrx %0,0,%1; twi 0,%0,0; isync"
  259. : "=r" (ret) : "r" (addr), "m" (*addr));
  260. return ret;
  261. }
  262. static inline int in_be16(const volatile unsigned short __iomem *addr)
  263. {
  264. int ret;
  265. __asm__ __volatile__("lhz%U1%X1 %0,%1; twi 0,%0,0; isync"
  266. : "=r" (ret) : "m" (*addr));
  267. return ret;
  268. }
  269. static inline void out_le16(volatile unsigned short __iomem *addr, int val)
  270. {
  271. __asm__ __volatile__("sthbrx %1,0,%2; sync"
  272. : "=m" (*addr) : "r" (val), "r" (addr));
  273. }
  274. static inline void out_be16(volatile unsigned short __iomem *addr, int val)
  275. {
  276. __asm__ __volatile__("sth%U0%X0 %1,%0; sync"
  277. : "=m" (*addr) : "r" (val));
  278. }
  279. static inline unsigned in_le32(const volatile unsigned __iomem *addr)
  280. {
  281. unsigned ret;
  282. __asm__ __volatile__("lwbrx %0,0,%1; twi 0,%0,0; isync"
  283. : "=r" (ret) : "r" (addr), "m" (*addr));
  284. return ret;
  285. }
  286. static inline unsigned in_be32(const volatile unsigned __iomem *addr)
  287. {
  288. unsigned ret;
  289. __asm__ __volatile__("lwz%U1%X1 %0,%1; twi 0,%0,0; isync"
  290. : "=r" (ret) : "m" (*addr));
  291. return ret;
  292. }
  293. static inline void out_le32(volatile unsigned __iomem *addr, int val)
  294. {
  295. __asm__ __volatile__("stwbrx %1,0,%2; sync" : "=m" (*addr)
  296. : "r" (val), "r" (addr));
  297. }
  298. static inline void out_be32(volatile unsigned __iomem *addr, int val)
  299. {
  300. __asm__ __volatile__("stw%U0%X0 %1,%0; sync"
  301. : "=m" (*addr) : "r" (val));
  302. }
  303. static inline unsigned long in_le64(const volatile unsigned long __iomem *addr)
  304. {
  305. unsigned long tmp, ret;
  306. __asm__ __volatile__(
  307. "ld %1,0(%2)\n"
  308. "twi 0,%1,0\n"
  309. "isync\n"
  310. "rldimi %0,%1,5*8,1*8\n"
  311. "rldimi %0,%1,3*8,2*8\n"
  312. "rldimi %0,%1,1*8,3*8\n"
  313. "rldimi %0,%1,7*8,4*8\n"
  314. "rldicl %1,%1,32,0\n"
  315. "rlwimi %0,%1,8,8,31\n"
  316. "rlwimi %0,%1,24,16,23\n"
  317. : "=r" (ret) , "=r" (tmp) : "b" (addr) , "m" (*addr));
  318. return ret;
  319. }
  320. static inline unsigned long in_be64(const volatile unsigned long __iomem *addr)
  321. {
  322. unsigned long ret;
  323. __asm__ __volatile__("ld%U1%X1 %0,%1; twi 0,%0,0; isync"
  324. : "=r" (ret) : "m" (*addr));
  325. return ret;
  326. }
  327. static inline void out_le64(volatile unsigned long __iomem *addr, unsigned long val)
  328. {
  329. unsigned long tmp;
  330. __asm__ __volatile__(
  331. "rldimi %0,%1,5*8,1*8\n"
  332. "rldimi %0,%1,3*8,2*8\n"
  333. "rldimi %0,%1,1*8,3*8\n"
  334. "rldimi %0,%1,7*8,4*8\n"
  335. "rldicl %1,%1,32,0\n"
  336. "rlwimi %0,%1,8,8,31\n"
  337. "rlwimi %0,%1,24,16,23\n"
  338. "std %0,0(%3)\n"
  339. "sync"
  340. : "=&r" (tmp) , "=&r" (val) : "1" (val) , "b" (addr) , "m" (*addr));
  341. }
  342. static inline void out_be64(volatile unsigned long __iomem *addr, unsigned long val)
  343. {
  344. __asm__ __volatile__("std%U0%X0 %1,%0; sync" : "=m" (*addr) : "r" (val));
  345. }
  346. #ifndef CONFIG_PPC_ISERIES
  347. #include <asm/eeh.h>
  348. #endif
  349. /**
  350. * check_signature - find BIOS signatures
  351. * @io_addr: mmio address to check
  352. * @signature: signature block
  353. * @length: length of signature
  354. *
  355. * Perform a signature comparison with the mmio address io_addr. This
  356. * address should have been obtained by ioremap.
  357. * Returns 1 on a match.
  358. */
  359. static inline int check_signature(const volatile void __iomem * io_addr,
  360. const unsigned char *signature, int length)
  361. {
  362. int retval = 0;
  363. #ifndef CONFIG_PPC_ISERIES
  364. do {
  365. if (readb(io_addr) != *signature)
  366. goto out;
  367. io_addr++;
  368. signature++;
  369. length--;
  370. } while (length);
  371. retval = 1;
  372. out:
  373. #endif
  374. return retval;
  375. }
  376. /* Nothing to do */
  377. #define dma_cache_inv(_start,_size) do { } while (0)
  378. #define dma_cache_wback(_start,_size) do { } while (0)
  379. #define dma_cache_wback_inv(_start,_size) do { } while (0)
  380. /*
  381. * Convert a physical pointer to a virtual kernel pointer for /dev/mem
  382. * access
  383. */
  384. #define xlate_dev_mem_ptr(p) __va(p)
  385. /*
  386. * Convert a virtual cached pointer to an uncached pointer
  387. */
  388. #define xlate_dev_kmem_ptr(p) p
  389. #endif /* __KERNEL__ */
  390. #endif /* CONFIG_PPC64 */
  391. #endif /* _ASM_POWERPC_IO_H */