qeth_main.c 228 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663
  1. /*
  2. * linux/drivers/s390/net/qeth_main.c
  3. *
  4. * Linux on zSeries OSA Express and HiperSockets support
  5. *
  6. * Copyright 2000,2003 IBM Corporation
  7. *
  8. * Author(s): Original Code written by
  9. * Utz Bacher (utz.bacher@de.ibm.com)
  10. * Rewritten by
  11. * Frank Pavlic (fpavlic@de.ibm.com) and
  12. * Thomas Spatzier <tspat@de.ibm.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2, or (at your option)
  17. * any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, write to the Free Software
  26. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  27. */
  28. #include <linux/module.h>
  29. #include <linux/moduleparam.h>
  30. #include <linux/string.h>
  31. #include <linux/errno.h>
  32. #include <linux/mm.h>
  33. #include <linux/ip.h>
  34. #include <linux/inetdevice.h>
  35. #include <linux/netdevice.h>
  36. #include <linux/sched.h>
  37. #include <linux/workqueue.h>
  38. #include <linux/kernel.h>
  39. #include <linux/slab.h>
  40. #include <linux/interrupt.h>
  41. #include <linux/tcp.h>
  42. #include <linux/icmp.h>
  43. #include <linux/skbuff.h>
  44. #include <linux/in.h>
  45. #include <linux/igmp.h>
  46. #include <linux/init.h>
  47. #include <linux/reboot.h>
  48. #include <linux/mii.h>
  49. #include <linux/rcupdate.h>
  50. #include <linux/ethtool.h>
  51. #include <net/arp.h>
  52. #include <net/ip.h>
  53. #include <net/route.h>
  54. #include <asm/ebcdic.h>
  55. #include <asm/io.h>
  56. #include <asm/qeth.h>
  57. #include <asm/timex.h>
  58. #include <asm/semaphore.h>
  59. #include <asm/uaccess.h>
  60. #include <asm/s390_rdev.h>
  61. #include "qeth.h"
  62. #include "qeth_mpc.h"
  63. #include "qeth_fs.h"
  64. #include "qeth_eddp.h"
  65. #include "qeth_tso.h"
  66. static const char *version = "qeth S/390 OSA-Express driver";
  67. /**
  68. * Debug Facility Stuff
  69. */
  70. static debug_info_t *qeth_dbf_setup = NULL;
  71. static debug_info_t *qeth_dbf_data = NULL;
  72. static debug_info_t *qeth_dbf_misc = NULL;
  73. static debug_info_t *qeth_dbf_control = NULL;
  74. debug_info_t *qeth_dbf_trace = NULL;
  75. static debug_info_t *qeth_dbf_sense = NULL;
  76. static debug_info_t *qeth_dbf_qerr = NULL;
  77. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  78. static struct lock_class_key qdio_out_skb_queue_key;
  79. /**
  80. * some more definitions and declarations
  81. */
  82. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  83. /* list of our cards */
  84. struct qeth_card_list_struct qeth_card_list;
  85. /*process list want to be notified*/
  86. spinlock_t qeth_notify_lock;
  87. struct list_head qeth_notify_list;
  88. static void qeth_send_control_data_cb(struct qeth_channel *,
  89. struct qeth_cmd_buffer *);
  90. /**
  91. * here we go with function implementation
  92. */
  93. static void
  94. qeth_init_qdio_info(struct qeth_card *card);
  95. static int
  96. qeth_init_qdio_queues(struct qeth_card *card);
  97. static int
  98. qeth_alloc_qdio_buffers(struct qeth_card *card);
  99. static void
  100. qeth_free_qdio_buffers(struct qeth_card *);
  101. static void
  102. qeth_clear_qdio_buffers(struct qeth_card *);
  103. static void
  104. qeth_clear_ip_list(struct qeth_card *, int, int);
  105. static void
  106. qeth_clear_ipacmd_list(struct qeth_card *);
  107. static int
  108. qeth_qdio_clear_card(struct qeth_card *, int);
  109. static void
  110. qeth_clear_working_pool_list(struct qeth_card *);
  111. static void
  112. qeth_clear_cmd_buffers(struct qeth_channel *);
  113. static int
  114. qeth_stop(struct net_device *);
  115. static void
  116. qeth_clear_ipato_list(struct qeth_card *);
  117. static int
  118. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  119. static void
  120. qeth_irq_tasklet(unsigned long);
  121. static int
  122. qeth_set_online(struct ccwgroup_device *);
  123. static int
  124. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  125. static struct qeth_ipaddr *
  126. qeth_get_addr_buffer(enum qeth_prot_versions);
  127. static void
  128. qeth_set_multicast_list(struct net_device *);
  129. static void
  130. qeth_setadp_promisc_mode(struct qeth_card *);
  131. static void
  132. qeth_notify_processes(void)
  133. {
  134. /*notify all registered processes */
  135. struct qeth_notify_list_struct *n_entry;
  136. QETH_DBF_TEXT(trace,3,"procnoti");
  137. spin_lock(&qeth_notify_lock);
  138. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  139. send_sig(n_entry->signum, n_entry->task, 1);
  140. }
  141. spin_unlock(&qeth_notify_lock);
  142. }
  143. int
  144. qeth_notifier_unregister(struct task_struct *p)
  145. {
  146. struct qeth_notify_list_struct *n_entry, *tmp;
  147. QETH_DBF_TEXT(trace, 2, "notunreg");
  148. spin_lock(&qeth_notify_lock);
  149. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  150. if (n_entry->task == p) {
  151. list_del(&n_entry->list);
  152. kfree(n_entry);
  153. goto out;
  154. }
  155. }
  156. out:
  157. spin_unlock(&qeth_notify_lock);
  158. return 0;
  159. }
  160. int
  161. qeth_notifier_register(struct task_struct *p, int signum)
  162. {
  163. struct qeth_notify_list_struct *n_entry;
  164. /*check first if entry already exists*/
  165. spin_lock(&qeth_notify_lock);
  166. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  167. if (n_entry->task == p) {
  168. n_entry->signum = signum;
  169. spin_unlock(&qeth_notify_lock);
  170. return 0;
  171. }
  172. }
  173. spin_unlock(&qeth_notify_lock);
  174. n_entry = (struct qeth_notify_list_struct *)
  175. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  176. if (!n_entry)
  177. return -ENOMEM;
  178. n_entry->task = p;
  179. n_entry->signum = signum;
  180. spin_lock(&qeth_notify_lock);
  181. list_add(&n_entry->list,&qeth_notify_list);
  182. spin_unlock(&qeth_notify_lock);
  183. return 0;
  184. }
  185. /**
  186. * free channel command buffers
  187. */
  188. static void
  189. qeth_clean_channel(struct qeth_channel *channel)
  190. {
  191. int cnt;
  192. QETH_DBF_TEXT(setup, 2, "freech");
  193. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  194. kfree(channel->iob[cnt].data);
  195. }
  196. /**
  197. * free card
  198. */
  199. static void
  200. qeth_free_card(struct qeth_card *card)
  201. {
  202. QETH_DBF_TEXT(setup, 2, "freecrd");
  203. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  204. qeth_clean_channel(&card->read);
  205. qeth_clean_channel(&card->write);
  206. if (card->dev)
  207. free_netdev(card->dev);
  208. qeth_clear_ip_list(card, 0, 0);
  209. qeth_clear_ipato_list(card);
  210. kfree(card->ip_tbd_list);
  211. qeth_free_qdio_buffers(card);
  212. kfree(card);
  213. }
  214. /**
  215. * alloc memory for command buffer per channel
  216. */
  217. static int
  218. qeth_setup_channel(struct qeth_channel *channel)
  219. {
  220. int cnt;
  221. QETH_DBF_TEXT(setup, 2, "setupch");
  222. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  223. channel->iob[cnt].data = (char *)
  224. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  225. if (channel->iob[cnt].data == NULL)
  226. break;
  227. channel->iob[cnt].state = BUF_STATE_FREE;
  228. channel->iob[cnt].channel = channel;
  229. channel->iob[cnt].callback = qeth_send_control_data_cb;
  230. channel->iob[cnt].rc = 0;
  231. }
  232. if (cnt < QETH_CMD_BUFFER_NO) {
  233. while (cnt-- > 0)
  234. kfree(channel->iob[cnt].data);
  235. return -ENOMEM;
  236. }
  237. channel->buf_no = 0;
  238. channel->io_buf_no = 0;
  239. atomic_set(&channel->irq_pending, 0);
  240. spin_lock_init(&channel->iob_lock);
  241. init_waitqueue_head(&channel->wait_q);
  242. channel->irq_tasklet.data = (unsigned long) channel;
  243. channel->irq_tasklet.func = qeth_irq_tasklet;
  244. return 0;
  245. }
  246. /**
  247. * alloc memory for card structure
  248. */
  249. static struct qeth_card *
  250. qeth_alloc_card(void)
  251. {
  252. struct qeth_card *card;
  253. QETH_DBF_TEXT(setup, 2, "alloccrd");
  254. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  255. if (!card)
  256. return NULL;
  257. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  258. if (qeth_setup_channel(&card->read)) {
  259. kfree(card);
  260. return NULL;
  261. }
  262. if (qeth_setup_channel(&card->write)) {
  263. qeth_clean_channel(&card->read);
  264. kfree(card);
  265. return NULL;
  266. }
  267. return card;
  268. }
  269. static long
  270. __qeth_check_irb_error(struct ccw_device *cdev, struct irb *irb)
  271. {
  272. if (!IS_ERR(irb))
  273. return 0;
  274. switch (PTR_ERR(irb)) {
  275. case -EIO:
  276. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  277. QETH_DBF_TEXT(trace, 2, "ckirberr");
  278. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  279. break;
  280. case -ETIMEDOUT:
  281. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  282. QETH_DBF_TEXT(trace, 2, "ckirberr");
  283. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  284. break;
  285. default:
  286. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  287. cdev->dev.bus_id);
  288. QETH_DBF_TEXT(trace, 2, "ckirberr");
  289. QETH_DBF_TEXT(trace, 2, " rc???");
  290. }
  291. return PTR_ERR(irb);
  292. }
  293. static int
  294. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  295. {
  296. int dstat,cstat;
  297. char *sense;
  298. sense = (char *) irb->ecw;
  299. cstat = irb->scsw.cstat;
  300. dstat = irb->scsw.dstat;
  301. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  302. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  303. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  304. QETH_DBF_TEXT(trace,2, "CGENCHK");
  305. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  306. cdev->dev.bus_id, dstat, cstat);
  307. HEXDUMP16(WARN, "irb: ", irb);
  308. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  309. return 1;
  310. }
  311. if (dstat & DEV_STAT_UNIT_CHECK) {
  312. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  313. SENSE_RESETTING_EVENT_FLAG) {
  314. QETH_DBF_TEXT(trace,2,"REVIND");
  315. return 1;
  316. }
  317. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  318. SENSE_COMMAND_REJECT_FLAG) {
  319. QETH_DBF_TEXT(trace,2,"CMDREJi");
  320. return 0;
  321. }
  322. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  323. QETH_DBF_TEXT(trace,2,"AFFE");
  324. return 1;
  325. }
  326. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  327. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  328. return 0;
  329. }
  330. QETH_DBF_TEXT(trace,2,"DGENCHK");
  331. return 1;
  332. }
  333. return 0;
  334. }
  335. static int qeth_issue_next_read(struct qeth_card *);
  336. /**
  337. * interrupt handler
  338. */
  339. static void
  340. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  341. {
  342. int rc;
  343. int cstat,dstat;
  344. struct qeth_cmd_buffer *buffer;
  345. struct qeth_channel *channel;
  346. struct qeth_card *card;
  347. QETH_DBF_TEXT(trace,5,"irq");
  348. if (__qeth_check_irb_error(cdev, irb))
  349. return;
  350. cstat = irb->scsw.cstat;
  351. dstat = irb->scsw.dstat;
  352. card = CARD_FROM_CDEV(cdev);
  353. if (!card)
  354. return;
  355. if (card->read.ccwdev == cdev){
  356. channel = &card->read;
  357. QETH_DBF_TEXT(trace,5,"read");
  358. } else if (card->write.ccwdev == cdev) {
  359. channel = &card->write;
  360. QETH_DBF_TEXT(trace,5,"write");
  361. } else {
  362. channel = &card->data;
  363. QETH_DBF_TEXT(trace,5,"data");
  364. }
  365. atomic_set(&channel->irq_pending, 0);
  366. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  367. channel->state = CH_STATE_STOPPED;
  368. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  369. channel->state = CH_STATE_HALTED;
  370. /*let's wake up immediately on data channel*/
  371. if ((channel == &card->data) && (intparm != 0))
  372. goto out;
  373. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  374. QETH_DBF_TEXT(trace, 6, "clrchpar");
  375. /* we don't have to handle this further */
  376. intparm = 0;
  377. }
  378. if (intparm == QETH_HALT_CHANNEL_PARM) {
  379. QETH_DBF_TEXT(trace, 6, "hltchpar");
  380. /* we don't have to handle this further */
  381. intparm = 0;
  382. }
  383. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  384. (dstat & DEV_STAT_UNIT_CHECK) ||
  385. (cstat)) {
  386. if (irb->esw.esw0.erw.cons) {
  387. /* TODO: we should make this s390dbf */
  388. PRINT_WARN("sense data available on channel %s.\n",
  389. CHANNEL_ID(channel));
  390. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  391. HEXDUMP16(WARN,"irb: ",irb);
  392. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  393. }
  394. rc = qeth_get_problem(cdev,irb);
  395. if (rc) {
  396. qeth_schedule_recovery(card);
  397. goto out;
  398. }
  399. }
  400. if (intparm) {
  401. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  402. buffer->state = BUF_STATE_PROCESSED;
  403. }
  404. if (channel == &card->data)
  405. return;
  406. if (channel == &card->read &&
  407. channel->state == CH_STATE_UP)
  408. qeth_issue_next_read(card);
  409. tasklet_schedule(&channel->irq_tasklet);
  410. return;
  411. out:
  412. wake_up(&card->wait_q);
  413. }
  414. /**
  415. * tasklet function scheduled from irq handler
  416. */
  417. static void
  418. qeth_irq_tasklet(unsigned long data)
  419. {
  420. struct qeth_card *card;
  421. struct qeth_channel *channel;
  422. struct qeth_cmd_buffer *iob;
  423. __u8 index;
  424. QETH_DBF_TEXT(trace,5,"irqtlet");
  425. channel = (struct qeth_channel *) data;
  426. iob = channel->iob;
  427. index = channel->buf_no;
  428. card = CARD_FROM_CDEV(channel->ccwdev);
  429. while (iob[index].state == BUF_STATE_PROCESSED) {
  430. if (iob[index].callback !=NULL) {
  431. iob[index].callback(channel,iob + index);
  432. }
  433. index = (index + 1) % QETH_CMD_BUFFER_NO;
  434. }
  435. channel->buf_no = index;
  436. wake_up(&card->wait_q);
  437. }
  438. static int qeth_stop_card(struct qeth_card *, int);
  439. static int
  440. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  441. {
  442. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  443. int rc = 0, rc2 = 0, rc3 = 0;
  444. enum qeth_card_states recover_flag;
  445. QETH_DBF_TEXT(setup, 3, "setoffl");
  446. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  447. if (card->dev && netif_carrier_ok(card->dev))
  448. netif_carrier_off(card->dev);
  449. recover_flag = card->state;
  450. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  451. PRINT_WARN("Stopping card %s interrupted by user!\n",
  452. CARD_BUS_ID(card));
  453. return -ERESTARTSYS;
  454. }
  455. rc = ccw_device_set_offline(CARD_DDEV(card));
  456. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  457. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  458. if (!rc)
  459. rc = (rc2) ? rc2 : rc3;
  460. if (rc)
  461. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  462. if (recover_flag == CARD_STATE_UP)
  463. card->state = CARD_STATE_RECOVER;
  464. qeth_notify_processes();
  465. return 0;
  466. }
  467. static int
  468. qeth_set_offline(struct ccwgroup_device *cgdev)
  469. {
  470. return __qeth_set_offline(cgdev, 0);
  471. }
  472. static int
  473. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads);
  474. static void
  475. qeth_remove_device(struct ccwgroup_device *cgdev)
  476. {
  477. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  478. unsigned long flags;
  479. QETH_DBF_TEXT(setup, 3, "rmdev");
  480. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  481. if (!card)
  482. return;
  483. if (qeth_wait_for_threads(card, 0xffffffff))
  484. return;
  485. if (cgdev->state == CCWGROUP_ONLINE){
  486. card->use_hard_stop = 1;
  487. qeth_set_offline(cgdev);
  488. }
  489. /* remove form our internal list */
  490. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  491. list_del(&card->list);
  492. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  493. if (card->dev)
  494. unregister_netdev(card->dev);
  495. qeth_remove_device_attributes(&cgdev->dev);
  496. qeth_free_card(card);
  497. cgdev->dev.driver_data = NULL;
  498. put_device(&cgdev->dev);
  499. }
  500. static int
  501. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  502. static int
  503. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  504. /**
  505. * Add/remove address to/from card's ip list, i.e. try to add or remove
  506. * reference to/from an IP address that is already registered on the card.
  507. * Returns:
  508. * 0 address was on card and its reference count has been adjusted,
  509. * but is still > 0, so nothing has to be done
  510. * also returns 0 if card was not on card and the todo was to delete
  511. * the address -> there is also nothing to be done
  512. * 1 address was not on card and the todo is to add it to the card's ip
  513. * list
  514. * -1 address was on card and its reference count has been decremented
  515. * to <= 0 by the todo -> address must be removed from card
  516. */
  517. static int
  518. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  519. struct qeth_ipaddr **__addr)
  520. {
  521. struct qeth_ipaddr *addr;
  522. int found = 0;
  523. list_for_each_entry(addr, &card->ip_list, entry) {
  524. if (card->options.layer2) {
  525. if ((addr->type == todo->type) &&
  526. (memcmp(&addr->mac, &todo->mac,
  527. OSA_ADDR_LEN) == 0)) {
  528. found = 1;
  529. break;
  530. }
  531. continue;
  532. }
  533. if ((addr->proto == QETH_PROT_IPV4) &&
  534. (todo->proto == QETH_PROT_IPV4) &&
  535. (addr->type == todo->type) &&
  536. (addr->u.a4.addr == todo->u.a4.addr) &&
  537. (addr->u.a4.mask == todo->u.a4.mask)) {
  538. found = 1;
  539. break;
  540. }
  541. if ((addr->proto == QETH_PROT_IPV6) &&
  542. (todo->proto == QETH_PROT_IPV6) &&
  543. (addr->type == todo->type) &&
  544. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  545. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  546. sizeof(struct in6_addr)) == 0)) {
  547. found = 1;
  548. break;
  549. }
  550. }
  551. if (found) {
  552. addr->users += todo->users;
  553. if (addr->users <= 0){
  554. *__addr = addr;
  555. return -1;
  556. } else {
  557. /* for VIPA and RXIP limit refcount to 1 */
  558. if (addr->type != QETH_IP_TYPE_NORMAL)
  559. addr->users = 1;
  560. return 0;
  561. }
  562. }
  563. if (todo->users > 0) {
  564. /* for VIPA and RXIP limit refcount to 1 */
  565. if (todo->type != QETH_IP_TYPE_NORMAL)
  566. todo->users = 1;
  567. return 1;
  568. } else
  569. return 0;
  570. }
  571. static inline int
  572. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  573. int same_type)
  574. {
  575. struct qeth_ipaddr *tmp;
  576. list_for_each_entry(tmp, list, entry) {
  577. if ((tmp->proto == QETH_PROT_IPV4) &&
  578. (addr->proto == QETH_PROT_IPV4) &&
  579. ((same_type && (tmp->type == addr->type)) ||
  580. (!same_type && (tmp->type != addr->type)) ) &&
  581. (tmp->u.a4.addr == addr->u.a4.addr) ){
  582. return 1;
  583. }
  584. if ((tmp->proto == QETH_PROT_IPV6) &&
  585. (addr->proto == QETH_PROT_IPV6) &&
  586. ((same_type && (tmp->type == addr->type)) ||
  587. (!same_type && (tmp->type != addr->type)) ) &&
  588. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  589. sizeof(struct in6_addr)) == 0) ) {
  590. return 1;
  591. }
  592. }
  593. return 0;
  594. }
  595. /*
  596. * Add IP to be added to todo list. If there is already an "add todo"
  597. * in this list we just incremenent the reference count.
  598. * Returns 0 if we just incremented reference count.
  599. */
  600. static int
  601. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  602. {
  603. struct qeth_ipaddr *tmp, *t;
  604. int found = 0;
  605. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  606. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  607. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  608. return 0;
  609. if (card->options.layer2) {
  610. if ((tmp->type == addr->type) &&
  611. (tmp->is_multicast == addr->is_multicast) &&
  612. (memcmp(&tmp->mac, &addr->mac,
  613. OSA_ADDR_LEN) == 0)) {
  614. found = 1;
  615. break;
  616. }
  617. continue;
  618. }
  619. if ((tmp->proto == QETH_PROT_IPV4) &&
  620. (addr->proto == QETH_PROT_IPV4) &&
  621. (tmp->type == addr->type) &&
  622. (tmp->is_multicast == addr->is_multicast) &&
  623. (tmp->u.a4.addr == addr->u.a4.addr) &&
  624. (tmp->u.a4.mask == addr->u.a4.mask)) {
  625. found = 1;
  626. break;
  627. }
  628. if ((tmp->proto == QETH_PROT_IPV6) &&
  629. (addr->proto == QETH_PROT_IPV6) &&
  630. (tmp->type == addr->type) &&
  631. (tmp->is_multicast == addr->is_multicast) &&
  632. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  633. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  634. sizeof(struct in6_addr)) == 0)) {
  635. found = 1;
  636. break;
  637. }
  638. }
  639. if (found){
  640. if (addr->users != 0)
  641. tmp->users += addr->users;
  642. else
  643. tmp->users += add? 1:-1;
  644. if (tmp->users == 0) {
  645. list_del(&tmp->entry);
  646. kfree(tmp);
  647. }
  648. return 0;
  649. } else {
  650. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  651. list_add(&addr->entry, card->ip_tbd_list);
  652. else {
  653. if (addr->users == 0)
  654. addr->users += add? 1:-1;
  655. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  656. qeth_is_addr_covered_by_ipato(card, addr)){
  657. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  658. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  659. }
  660. list_add_tail(&addr->entry, card->ip_tbd_list);
  661. }
  662. return 1;
  663. }
  664. }
  665. /**
  666. * Remove IP address from list
  667. */
  668. static int
  669. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  670. {
  671. unsigned long flags;
  672. int rc = 0;
  673. QETH_DBF_TEXT(trace, 4, "delip");
  674. if (card->options.layer2)
  675. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  676. else if (addr->proto == QETH_PROT_IPV4)
  677. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  678. else {
  679. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  680. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  681. }
  682. spin_lock_irqsave(&card->ip_lock, flags);
  683. rc = __qeth_insert_ip_todo(card, addr, 0);
  684. spin_unlock_irqrestore(&card->ip_lock, flags);
  685. return rc;
  686. }
  687. static int
  688. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  689. {
  690. unsigned long flags;
  691. int rc = 0;
  692. QETH_DBF_TEXT(trace, 4, "addip");
  693. if (card->options.layer2)
  694. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  695. else if (addr->proto == QETH_PROT_IPV4)
  696. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  697. else {
  698. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  699. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  700. }
  701. spin_lock_irqsave(&card->ip_lock, flags);
  702. rc = __qeth_insert_ip_todo(card, addr, 1);
  703. spin_unlock_irqrestore(&card->ip_lock, flags);
  704. return rc;
  705. }
  706. static inline void
  707. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  708. {
  709. struct qeth_ipaddr *addr, *tmp;
  710. int rc;
  711. again:
  712. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  713. if (addr->is_multicast) {
  714. spin_unlock_irqrestore(&card->ip_lock, *flags);
  715. rc = qeth_deregister_addr_entry(card, addr);
  716. spin_lock_irqsave(&card->ip_lock, *flags);
  717. if (!rc) {
  718. list_del(&addr->entry);
  719. kfree(addr);
  720. goto again;
  721. }
  722. }
  723. }
  724. }
  725. static void
  726. qeth_set_ip_addr_list(struct qeth_card *card)
  727. {
  728. struct list_head *tbd_list;
  729. struct qeth_ipaddr *todo, *addr;
  730. unsigned long flags;
  731. int rc;
  732. QETH_DBF_TEXT(trace, 2, "sdiplist");
  733. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  734. spin_lock_irqsave(&card->ip_lock, flags);
  735. tbd_list = card->ip_tbd_list;
  736. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  737. if (!card->ip_tbd_list) {
  738. QETH_DBF_TEXT(trace, 0, "silnomem");
  739. card->ip_tbd_list = tbd_list;
  740. spin_unlock_irqrestore(&card->ip_lock, flags);
  741. return;
  742. } else
  743. INIT_LIST_HEAD(card->ip_tbd_list);
  744. while (!list_empty(tbd_list)){
  745. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  746. list_del(&todo->entry);
  747. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  748. __qeth_delete_all_mc(card, &flags);
  749. kfree(todo);
  750. continue;
  751. }
  752. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  753. if (rc == 0) {
  754. /* nothing to be done; only adjusted refcount */
  755. kfree(todo);
  756. } else if (rc == 1) {
  757. /* new entry to be added to on-card list */
  758. spin_unlock_irqrestore(&card->ip_lock, flags);
  759. rc = qeth_register_addr_entry(card, todo);
  760. spin_lock_irqsave(&card->ip_lock, flags);
  761. if (!rc)
  762. list_add_tail(&todo->entry, &card->ip_list);
  763. else
  764. kfree(todo);
  765. } else if (rc == -1) {
  766. /* on-card entry to be removed */
  767. list_del_init(&addr->entry);
  768. spin_unlock_irqrestore(&card->ip_lock, flags);
  769. rc = qeth_deregister_addr_entry(card, addr);
  770. spin_lock_irqsave(&card->ip_lock, flags);
  771. if (!rc)
  772. kfree(addr);
  773. else
  774. list_add_tail(&addr->entry, &card->ip_list);
  775. kfree(todo);
  776. }
  777. }
  778. spin_unlock_irqrestore(&card->ip_lock, flags);
  779. kfree(tbd_list);
  780. }
  781. static void qeth_delete_mc_addresses(struct qeth_card *);
  782. static void qeth_add_multicast_ipv4(struct qeth_card *);
  783. static void qeth_layer2_add_multicast(struct qeth_card *);
  784. #ifdef CONFIG_QETH_IPV6
  785. static void qeth_add_multicast_ipv6(struct qeth_card *);
  786. #endif
  787. static inline int
  788. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  789. {
  790. unsigned long flags;
  791. spin_lock_irqsave(&card->thread_mask_lock, flags);
  792. if ( !(card->thread_allowed_mask & thread) ||
  793. (card->thread_start_mask & thread) ) {
  794. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  795. return -EPERM;
  796. }
  797. card->thread_start_mask |= thread;
  798. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  799. return 0;
  800. }
  801. static void
  802. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  803. {
  804. unsigned long flags;
  805. spin_lock_irqsave(&card->thread_mask_lock, flags);
  806. card->thread_start_mask &= ~thread;
  807. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  808. wake_up(&card->wait_q);
  809. }
  810. static void
  811. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  812. {
  813. unsigned long flags;
  814. spin_lock_irqsave(&card->thread_mask_lock, flags);
  815. card->thread_running_mask &= ~thread;
  816. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  817. wake_up(&card->wait_q);
  818. }
  819. static inline int
  820. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  821. {
  822. unsigned long flags;
  823. int rc = 0;
  824. spin_lock_irqsave(&card->thread_mask_lock, flags);
  825. if (card->thread_start_mask & thread){
  826. if ((card->thread_allowed_mask & thread) &&
  827. !(card->thread_running_mask & thread)){
  828. rc = 1;
  829. card->thread_start_mask &= ~thread;
  830. card->thread_running_mask |= thread;
  831. } else
  832. rc = -EPERM;
  833. }
  834. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  835. return rc;
  836. }
  837. static int
  838. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  839. {
  840. int rc = 0;
  841. wait_event(card->wait_q,
  842. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  843. return rc;
  844. }
  845. static int
  846. qeth_register_ip_addresses(void *ptr)
  847. {
  848. struct qeth_card *card;
  849. card = (struct qeth_card *) ptr;
  850. daemonize("qeth_reg_ip");
  851. QETH_DBF_TEXT(trace,4,"regipth1");
  852. if (!qeth_do_run_thread(card, QETH_SET_IP_THREAD))
  853. return 0;
  854. QETH_DBF_TEXT(trace,4,"regipth2");
  855. qeth_set_ip_addr_list(card);
  856. qeth_clear_thread_running_bit(card, QETH_SET_IP_THREAD);
  857. return 0;
  858. }
  859. /*
  860. * Drive the SET_PROMISC_MODE thread
  861. */
  862. static int
  863. qeth_set_promisc_mode(void *ptr)
  864. {
  865. struct qeth_card *card = (struct qeth_card *) ptr;
  866. daemonize("qeth_setprm");
  867. QETH_DBF_TEXT(trace,4,"setprm1");
  868. if (!qeth_do_run_thread(card, QETH_SET_PROMISC_MODE_THREAD))
  869. return 0;
  870. QETH_DBF_TEXT(trace,4,"setprm2");
  871. qeth_setadp_promisc_mode(card);
  872. qeth_clear_thread_running_bit(card, QETH_SET_PROMISC_MODE_THREAD);
  873. return 0;
  874. }
  875. static int
  876. qeth_recover(void *ptr)
  877. {
  878. struct qeth_card *card;
  879. int rc = 0;
  880. card = (struct qeth_card *) ptr;
  881. daemonize("qeth_recover");
  882. QETH_DBF_TEXT(trace,2,"recover1");
  883. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  884. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  885. return 0;
  886. QETH_DBF_TEXT(trace,2,"recover2");
  887. PRINT_WARN("Recovery of device %s started ...\n",
  888. CARD_BUS_ID(card));
  889. card->use_hard_stop = 1;
  890. __qeth_set_offline(card->gdev,1);
  891. rc = __qeth_set_online(card->gdev,1);
  892. if (!rc)
  893. PRINT_INFO("Device %s successfully recovered!\n",
  894. CARD_BUS_ID(card));
  895. else
  896. PRINT_INFO("Device %s could not be recovered!\n",
  897. CARD_BUS_ID(card));
  898. /* don't run another scheduled recovery */
  899. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  900. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  901. return 0;
  902. }
  903. void
  904. qeth_schedule_recovery(struct qeth_card *card)
  905. {
  906. QETH_DBF_TEXT(trace,2,"startrec");
  907. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  908. schedule_work(&card->kernel_thread_starter);
  909. }
  910. static int
  911. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  912. {
  913. unsigned long flags;
  914. int rc = 0;
  915. spin_lock_irqsave(&card->thread_mask_lock, flags);
  916. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  917. (u8) card->thread_start_mask,
  918. (u8) card->thread_allowed_mask,
  919. (u8) card->thread_running_mask);
  920. rc = (card->thread_start_mask & thread);
  921. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  922. return rc;
  923. }
  924. static void
  925. qeth_start_kernel_thread(struct qeth_card *card)
  926. {
  927. QETH_DBF_TEXT(trace , 2, "strthrd");
  928. if (card->read.state != CH_STATE_UP &&
  929. card->write.state != CH_STATE_UP)
  930. return;
  931. if (qeth_do_start_thread(card, QETH_SET_IP_THREAD))
  932. kernel_thread(qeth_register_ip_addresses, (void *)card,SIGCHLD);
  933. if (qeth_do_start_thread(card, QETH_SET_PROMISC_MODE_THREAD))
  934. kernel_thread(qeth_set_promisc_mode, (void *)card, SIGCHLD);
  935. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  936. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  937. }
  938. static void
  939. qeth_set_intial_options(struct qeth_card *card)
  940. {
  941. card->options.route4.type = NO_ROUTER;
  942. #ifdef CONFIG_QETH_IPV6
  943. card->options.route6.type = NO_ROUTER;
  944. #endif /* QETH_IPV6 */
  945. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  946. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  947. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  948. card->options.fake_broadcast = 0;
  949. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  950. card->options.fake_ll = 0;
  951. if (card->info.type == QETH_CARD_TYPE_OSN)
  952. card->options.layer2 = 1;
  953. else
  954. card->options.layer2 = 0;
  955. }
  956. /**
  957. * initialize channels ,card and all state machines
  958. */
  959. static int
  960. qeth_setup_card(struct qeth_card *card)
  961. {
  962. QETH_DBF_TEXT(setup, 2, "setupcrd");
  963. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  964. card->read.state = CH_STATE_DOWN;
  965. card->write.state = CH_STATE_DOWN;
  966. card->data.state = CH_STATE_DOWN;
  967. card->state = CARD_STATE_DOWN;
  968. card->lan_online = 0;
  969. card->use_hard_stop = 0;
  970. card->dev = NULL;
  971. #ifdef CONFIG_QETH_VLAN
  972. spin_lock_init(&card->vlanlock);
  973. card->vlangrp = NULL;
  974. #endif
  975. spin_lock_init(&card->lock);
  976. spin_lock_init(&card->ip_lock);
  977. spin_lock_init(&card->thread_mask_lock);
  978. card->thread_start_mask = 0;
  979. card->thread_allowed_mask = 0;
  980. card->thread_running_mask = 0;
  981. INIT_WORK(&card->kernel_thread_starter,
  982. (void *)qeth_start_kernel_thread,card);
  983. INIT_LIST_HEAD(&card->ip_list);
  984. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  985. if (!card->ip_tbd_list) {
  986. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  987. return -ENOMEM;
  988. }
  989. INIT_LIST_HEAD(card->ip_tbd_list);
  990. INIT_LIST_HEAD(&card->cmd_waiter_list);
  991. init_waitqueue_head(&card->wait_q);
  992. /* intial options */
  993. qeth_set_intial_options(card);
  994. /* IP address takeover */
  995. INIT_LIST_HEAD(&card->ipato.entries);
  996. card->ipato.enabled = 0;
  997. card->ipato.invert4 = 0;
  998. card->ipato.invert6 = 0;
  999. /* init QDIO stuff */
  1000. qeth_init_qdio_info(card);
  1001. return 0;
  1002. }
  1003. static int
  1004. is_1920_device (struct qeth_card *card)
  1005. {
  1006. int single_queue = 0;
  1007. struct ccw_device *ccwdev;
  1008. struct channelPath_dsc {
  1009. u8 flags;
  1010. u8 lsn;
  1011. u8 desc;
  1012. u8 chpid;
  1013. u8 swla;
  1014. u8 zeroes;
  1015. u8 chla;
  1016. u8 chpp;
  1017. } *chp_dsc;
  1018. QETH_DBF_TEXT(setup, 2, "chk_1920");
  1019. ccwdev = card->data.ccwdev;
  1020. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1021. if (chp_dsc != NULL) {
  1022. /* CHPP field bit 6 == 1 -> single queue */
  1023. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  1024. kfree(chp_dsc);
  1025. }
  1026. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  1027. return single_queue;
  1028. }
  1029. static int
  1030. qeth_determine_card_type(struct qeth_card *card)
  1031. {
  1032. int i = 0;
  1033. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  1034. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1035. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1036. while (known_devices[i][4]) {
  1037. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1038. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1039. card->info.type = known_devices[i][4];
  1040. card->qdio.no_out_queues = known_devices[i][8];
  1041. card->info.is_multicast_different = known_devices[i][9];
  1042. if (is_1920_device(card)) {
  1043. PRINT_INFO("Priority Queueing not able "
  1044. "due to hardware limitations!\n");
  1045. card->qdio.no_out_queues = 1;
  1046. card->qdio.default_out_queue = 0;
  1047. }
  1048. return 0;
  1049. }
  1050. i++;
  1051. }
  1052. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1053. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1054. return -ENOENT;
  1055. }
  1056. static int
  1057. qeth_probe_device(struct ccwgroup_device *gdev)
  1058. {
  1059. struct qeth_card *card;
  1060. struct device *dev;
  1061. unsigned long flags;
  1062. int rc;
  1063. QETH_DBF_TEXT(setup, 2, "probedev");
  1064. dev = &gdev->dev;
  1065. if (!get_device(dev))
  1066. return -ENODEV;
  1067. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1068. card = qeth_alloc_card();
  1069. if (!card) {
  1070. put_device(dev);
  1071. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1072. return -ENOMEM;
  1073. }
  1074. card->read.ccwdev = gdev->cdev[0];
  1075. card->write.ccwdev = gdev->cdev[1];
  1076. card->data.ccwdev = gdev->cdev[2];
  1077. gdev->dev.driver_data = card;
  1078. card->gdev = gdev;
  1079. gdev->cdev[0]->handler = qeth_irq;
  1080. gdev->cdev[1]->handler = qeth_irq;
  1081. gdev->cdev[2]->handler = qeth_irq;
  1082. if ((rc = qeth_determine_card_type(card))){
  1083. PRINT_WARN("%s: not a valid card type\n", __func__);
  1084. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1085. put_device(dev);
  1086. qeth_free_card(card);
  1087. return rc;
  1088. }
  1089. if ((rc = qeth_setup_card(card))){
  1090. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1091. put_device(dev);
  1092. qeth_free_card(card);
  1093. return rc;
  1094. }
  1095. rc = qeth_create_device_attributes(dev);
  1096. if (rc) {
  1097. put_device(dev);
  1098. qeth_free_card(card);
  1099. return rc;
  1100. }
  1101. /* insert into our internal list */
  1102. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1103. list_add_tail(&card->list, &qeth_card_list.list);
  1104. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1105. return rc;
  1106. }
  1107. static int
  1108. qeth_get_unitaddr(struct qeth_card *card)
  1109. {
  1110. int length;
  1111. char *prcd;
  1112. int rc;
  1113. QETH_DBF_TEXT(setup, 2, "getunit");
  1114. rc = read_conf_data(CARD_DDEV(card), (void **) &prcd, &length);
  1115. if (rc) {
  1116. PRINT_ERR("read_conf_data for device %s returned %i\n",
  1117. CARD_DDEV_ID(card), rc);
  1118. return rc;
  1119. }
  1120. card->info.chpid = prcd[30];
  1121. card->info.unit_addr2 = prcd[31];
  1122. card->info.cula = prcd[63];
  1123. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1124. (prcd[0x11] == _ascebc['M']));
  1125. return 0;
  1126. }
  1127. static void
  1128. qeth_init_tokens(struct qeth_card *card)
  1129. {
  1130. card->token.issuer_rm_w = 0x00010103UL;
  1131. card->token.cm_filter_w = 0x00010108UL;
  1132. card->token.cm_connection_w = 0x0001010aUL;
  1133. card->token.ulp_filter_w = 0x0001010bUL;
  1134. card->token.ulp_connection_w = 0x0001010dUL;
  1135. }
  1136. static inline __u16
  1137. raw_devno_from_bus_id(char *id)
  1138. {
  1139. id += (strlen(id) - 4);
  1140. return (__u16) simple_strtoul(id, &id, 16);
  1141. }
  1142. /**
  1143. * setup channel
  1144. */
  1145. static void
  1146. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1147. {
  1148. struct qeth_card *card;
  1149. QETH_DBF_TEXT(trace, 4, "setupccw");
  1150. card = CARD_FROM_CDEV(channel->ccwdev);
  1151. if (channel == &card->read)
  1152. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1153. else
  1154. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1155. channel->ccw.count = len;
  1156. channel->ccw.cda = (__u32) __pa(iob);
  1157. }
  1158. /**
  1159. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1160. */
  1161. static struct qeth_cmd_buffer *
  1162. __qeth_get_buffer(struct qeth_channel *channel)
  1163. {
  1164. __u8 index;
  1165. QETH_DBF_TEXT(trace, 6, "getbuff");
  1166. index = channel->io_buf_no;
  1167. do {
  1168. if (channel->iob[index].state == BUF_STATE_FREE) {
  1169. channel->iob[index].state = BUF_STATE_LOCKED;
  1170. channel->io_buf_no = (channel->io_buf_no + 1) %
  1171. QETH_CMD_BUFFER_NO;
  1172. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1173. return channel->iob + index;
  1174. }
  1175. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1176. } while(index != channel->io_buf_no);
  1177. return NULL;
  1178. }
  1179. /**
  1180. * release command buffer
  1181. */
  1182. static void
  1183. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1184. {
  1185. unsigned long flags;
  1186. QETH_DBF_TEXT(trace, 6, "relbuff");
  1187. spin_lock_irqsave(&channel->iob_lock, flags);
  1188. memset(iob->data, 0, QETH_BUFSIZE);
  1189. iob->state = BUF_STATE_FREE;
  1190. iob->callback = qeth_send_control_data_cb;
  1191. iob->rc = 0;
  1192. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1193. }
  1194. static struct qeth_cmd_buffer *
  1195. qeth_get_buffer(struct qeth_channel *channel)
  1196. {
  1197. struct qeth_cmd_buffer *buffer = NULL;
  1198. unsigned long flags;
  1199. spin_lock_irqsave(&channel->iob_lock, flags);
  1200. buffer = __qeth_get_buffer(channel);
  1201. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1202. return buffer;
  1203. }
  1204. static struct qeth_cmd_buffer *
  1205. qeth_wait_for_buffer(struct qeth_channel *channel)
  1206. {
  1207. struct qeth_cmd_buffer *buffer;
  1208. wait_event(channel->wait_q,
  1209. ((buffer = qeth_get_buffer(channel)) != NULL));
  1210. return buffer;
  1211. }
  1212. static void
  1213. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1214. {
  1215. int cnt;
  1216. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1217. qeth_release_buffer(channel,&channel->iob[cnt]);
  1218. channel->buf_no = 0;
  1219. channel->io_buf_no = 0;
  1220. }
  1221. /**
  1222. * start IDX for read and write channel
  1223. */
  1224. static int
  1225. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1226. void (*idx_reply_cb)(struct qeth_channel *,
  1227. struct qeth_cmd_buffer *))
  1228. {
  1229. struct qeth_cmd_buffer *iob;
  1230. unsigned long flags;
  1231. int rc;
  1232. struct qeth_card *card;
  1233. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1234. card = CARD_FROM_CDEV(channel->ccwdev);
  1235. iob = qeth_get_buffer(channel);
  1236. iob->callback = idx_reply_cb;
  1237. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1238. channel->ccw.count = QETH_BUFSIZE;
  1239. channel->ccw.cda = (__u32) __pa(iob->data);
  1240. wait_event(card->wait_q,
  1241. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1242. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1243. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1244. rc = ccw_device_start(channel->ccwdev,
  1245. &channel->ccw,(addr_t) iob, 0, 0);
  1246. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1247. if (rc) {
  1248. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1249. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1250. atomic_set(&channel->irq_pending, 0);
  1251. wake_up(&card->wait_q);
  1252. return rc;
  1253. }
  1254. rc = wait_event_interruptible_timeout(card->wait_q,
  1255. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1256. if (rc == -ERESTARTSYS)
  1257. return rc;
  1258. if (channel->state != CH_STATE_UP){
  1259. rc = -ETIME;
  1260. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1261. qeth_clear_cmd_buffers(channel);
  1262. } else
  1263. rc = 0;
  1264. return rc;
  1265. }
  1266. static int
  1267. qeth_idx_activate_channel(struct qeth_channel *channel,
  1268. void (*idx_reply_cb)(struct qeth_channel *,
  1269. struct qeth_cmd_buffer *))
  1270. {
  1271. struct qeth_card *card;
  1272. struct qeth_cmd_buffer *iob;
  1273. unsigned long flags;
  1274. __u16 temp;
  1275. int rc;
  1276. card = CARD_FROM_CDEV(channel->ccwdev);
  1277. QETH_DBF_TEXT(setup, 2, "idxactch");
  1278. iob = qeth_get_buffer(channel);
  1279. iob->callback = idx_reply_cb;
  1280. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1281. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1282. channel->ccw.cda = (__u32) __pa(iob->data);
  1283. if (channel == &card->write) {
  1284. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1285. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1286. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1287. card->seqno.trans_hdr++;
  1288. } else {
  1289. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1290. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1291. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1292. }
  1293. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1294. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1295. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1296. &card->info.func_level,sizeof(__u16));
  1297. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1298. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1299. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1300. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1301. wait_event(card->wait_q,
  1302. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1303. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1304. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1305. rc = ccw_device_start(channel->ccwdev,
  1306. &channel->ccw,(addr_t) iob, 0, 0);
  1307. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1308. if (rc) {
  1309. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1310. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1311. atomic_set(&channel->irq_pending, 0);
  1312. wake_up(&card->wait_q);
  1313. return rc;
  1314. }
  1315. rc = wait_event_interruptible_timeout(card->wait_q,
  1316. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1317. if (rc == -ERESTARTSYS)
  1318. return rc;
  1319. if (channel->state != CH_STATE_ACTIVATING) {
  1320. PRINT_WARN("qeth: IDX activate timed out!\n");
  1321. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1322. qeth_clear_cmd_buffers(channel);
  1323. return -ETIME;
  1324. }
  1325. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1326. }
  1327. static int
  1328. qeth_peer_func_level(int level)
  1329. {
  1330. if ((level & 0xff) == 8)
  1331. return (level & 0xff) + 0x400;
  1332. if (((level >> 8) & 3) == 1)
  1333. return (level & 0xff) + 0x200;
  1334. return level;
  1335. }
  1336. static void
  1337. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1338. {
  1339. struct qeth_card *card;
  1340. __u16 temp;
  1341. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1342. if (channel->state == CH_STATE_DOWN) {
  1343. channel->state = CH_STATE_ACTIVATING;
  1344. goto out;
  1345. }
  1346. card = CARD_FROM_CDEV(channel->ccwdev);
  1347. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1348. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1349. "reply\n", CARD_WDEV_ID(card));
  1350. goto out;
  1351. }
  1352. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1353. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1354. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1355. "function level mismatch "
  1356. "(sent: 0x%x, received: 0x%x)\n",
  1357. CARD_WDEV_ID(card), card->info.func_level, temp);
  1358. goto out;
  1359. }
  1360. channel->state = CH_STATE_UP;
  1361. out:
  1362. qeth_release_buffer(channel, iob);
  1363. }
  1364. static int
  1365. qeth_check_idx_response(unsigned char *buffer)
  1366. {
  1367. if (!buffer)
  1368. return 0;
  1369. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1370. if ((buffer[2] & 0xc0) == 0xc0) {
  1371. PRINT_WARN("received an IDX TERMINATE "
  1372. "with cause code 0x%02x%s\n",
  1373. buffer[4],
  1374. ((buffer[4] == 0x22) ?
  1375. " -- try another portname" : ""));
  1376. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1377. QETH_DBF_TEXT(trace, 2, " idxterm");
  1378. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1379. return -EIO;
  1380. }
  1381. return 0;
  1382. }
  1383. static void
  1384. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1385. {
  1386. struct qeth_card *card;
  1387. __u16 temp;
  1388. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1389. if (channel->state == CH_STATE_DOWN) {
  1390. channel->state = CH_STATE_ACTIVATING;
  1391. goto out;
  1392. }
  1393. card = CARD_FROM_CDEV(channel->ccwdev);
  1394. if (qeth_check_idx_response(iob->data)) {
  1395. goto out;
  1396. }
  1397. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1398. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1399. "reply\n", CARD_RDEV_ID(card));
  1400. goto out;
  1401. }
  1402. /**
  1403. * temporary fix for microcode bug
  1404. * to revert it,replace OR by AND
  1405. */
  1406. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1407. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1408. card->info.portname_required = 1;
  1409. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1410. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1411. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1412. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1413. CARD_RDEV_ID(card), card->info.func_level, temp);
  1414. goto out;
  1415. }
  1416. memcpy(&card->token.issuer_rm_r,
  1417. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1418. QETH_MPC_TOKEN_LENGTH);
  1419. memcpy(&card->info.mcl_level[0],
  1420. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1421. channel->state = CH_STATE_UP;
  1422. out:
  1423. qeth_release_buffer(channel,iob);
  1424. }
  1425. static int
  1426. qeth_issue_next_read(struct qeth_card *card)
  1427. {
  1428. int rc;
  1429. struct qeth_cmd_buffer *iob;
  1430. QETH_DBF_TEXT(trace,5,"issnxrd");
  1431. if (card->read.state != CH_STATE_UP)
  1432. return -EIO;
  1433. iob = qeth_get_buffer(&card->read);
  1434. if (!iob) {
  1435. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1436. return -ENOMEM;
  1437. }
  1438. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1439. wait_event(card->wait_q,
  1440. atomic_cmpxchg(&card->read.irq_pending, 0, 1) == 0);
  1441. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1442. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1443. (addr_t) iob, 0, 0);
  1444. if (rc) {
  1445. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1446. atomic_set(&card->read.irq_pending, 0);
  1447. qeth_schedule_recovery(card);
  1448. wake_up(&card->wait_q);
  1449. }
  1450. return rc;
  1451. }
  1452. static struct qeth_reply *
  1453. qeth_alloc_reply(struct qeth_card *card)
  1454. {
  1455. struct qeth_reply *reply;
  1456. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1457. if (reply){
  1458. atomic_set(&reply->refcnt, 1);
  1459. reply->card = card;
  1460. };
  1461. return reply;
  1462. }
  1463. static void
  1464. qeth_get_reply(struct qeth_reply *reply)
  1465. {
  1466. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1467. atomic_inc(&reply->refcnt);
  1468. }
  1469. static void
  1470. qeth_put_reply(struct qeth_reply *reply)
  1471. {
  1472. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1473. if (atomic_dec_and_test(&reply->refcnt))
  1474. kfree(reply);
  1475. }
  1476. static void
  1477. qeth_cmd_timeout(unsigned long data)
  1478. {
  1479. struct qeth_reply *reply, *list_reply, *r;
  1480. unsigned long flags;
  1481. reply = (struct qeth_reply *) data;
  1482. spin_lock_irqsave(&reply->card->lock, flags);
  1483. list_for_each_entry_safe(list_reply, r,
  1484. &reply->card->cmd_waiter_list, list) {
  1485. if (reply == list_reply){
  1486. qeth_get_reply(reply);
  1487. list_del_init(&reply->list);
  1488. spin_unlock_irqrestore(&reply->card->lock, flags);
  1489. reply->rc = -ETIME;
  1490. reply->received = 1;
  1491. wake_up(&reply->wait_q);
  1492. qeth_put_reply(reply);
  1493. return;
  1494. }
  1495. }
  1496. spin_unlock_irqrestore(&reply->card->lock, flags);
  1497. }
  1498. static struct qeth_ipa_cmd *
  1499. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1500. {
  1501. struct qeth_ipa_cmd *cmd = NULL;
  1502. QETH_DBF_TEXT(trace,5,"chkipad");
  1503. if (IS_IPA(iob->data)){
  1504. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1505. if (IS_IPA_REPLY(cmd))
  1506. return cmd;
  1507. else {
  1508. switch (cmd->hdr.command) {
  1509. case IPA_CMD_STOPLAN:
  1510. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1511. "there is a network problem or "
  1512. "someone pulled the cable or "
  1513. "disabled the port.\n",
  1514. QETH_CARD_IFNAME(card),
  1515. card->info.chpid);
  1516. card->lan_online = 0;
  1517. if (card->dev && netif_carrier_ok(card->dev))
  1518. netif_carrier_off(card->dev);
  1519. return NULL;
  1520. case IPA_CMD_STARTLAN:
  1521. PRINT_INFO("Link reestablished on %s "
  1522. "(CHPID 0x%X). Scheduling "
  1523. "IP address reset.\n",
  1524. QETH_CARD_IFNAME(card),
  1525. card->info.chpid);
  1526. qeth_schedule_recovery(card);
  1527. return NULL;
  1528. case IPA_CMD_MODCCID:
  1529. return cmd;
  1530. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1531. QETH_DBF_TEXT(trace,3, "irla");
  1532. break;
  1533. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1534. QETH_DBF_TEXT(trace,3, "urla");
  1535. break;
  1536. default:
  1537. PRINT_WARN("Received data is IPA "
  1538. "but not a reply!\n");
  1539. break;
  1540. }
  1541. }
  1542. }
  1543. return cmd;
  1544. }
  1545. /**
  1546. * wake all waiting ipa commands
  1547. */
  1548. static void
  1549. qeth_clear_ipacmd_list(struct qeth_card *card)
  1550. {
  1551. struct qeth_reply *reply, *r;
  1552. unsigned long flags;
  1553. QETH_DBF_TEXT(trace, 4, "clipalst");
  1554. spin_lock_irqsave(&card->lock, flags);
  1555. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1556. qeth_get_reply(reply);
  1557. reply->rc = -EIO;
  1558. reply->received = 1;
  1559. list_del_init(&reply->list);
  1560. wake_up(&reply->wait_q);
  1561. qeth_put_reply(reply);
  1562. }
  1563. spin_unlock_irqrestore(&card->lock, flags);
  1564. }
  1565. static void
  1566. qeth_send_control_data_cb(struct qeth_channel *channel,
  1567. struct qeth_cmd_buffer *iob)
  1568. {
  1569. struct qeth_card *card;
  1570. struct qeth_reply *reply, *r;
  1571. struct qeth_ipa_cmd *cmd;
  1572. unsigned long flags;
  1573. int keep_reply;
  1574. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1575. card = CARD_FROM_CDEV(channel->ccwdev);
  1576. if (qeth_check_idx_response(iob->data)) {
  1577. qeth_clear_ipacmd_list(card);
  1578. qeth_schedule_recovery(card);
  1579. goto out;
  1580. }
  1581. cmd = qeth_check_ipa_data(card, iob);
  1582. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1583. goto out;
  1584. /*in case of OSN : check if cmd is set */
  1585. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1586. cmd &&
  1587. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1588. card->osn_info.assist_cb != NULL) {
  1589. card->osn_info.assist_cb(card->dev, cmd);
  1590. goto out;
  1591. }
  1592. spin_lock_irqsave(&card->lock, flags);
  1593. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1594. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1595. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1596. qeth_get_reply(reply);
  1597. list_del_init(&reply->list);
  1598. spin_unlock_irqrestore(&card->lock, flags);
  1599. keep_reply = 0;
  1600. if (reply->callback != NULL) {
  1601. if (cmd) {
  1602. reply->offset = (__u16)((char*)cmd -
  1603. (char *)iob->data);
  1604. keep_reply = reply->callback(card,
  1605. reply,
  1606. (unsigned long)cmd);
  1607. } else
  1608. keep_reply = reply->callback(card,
  1609. reply,
  1610. (unsigned long)iob);
  1611. }
  1612. if (cmd)
  1613. reply->rc = (u16) cmd->hdr.return_code;
  1614. else if (iob->rc)
  1615. reply->rc = iob->rc;
  1616. if (keep_reply) {
  1617. spin_lock_irqsave(&card->lock, flags);
  1618. list_add_tail(&reply->list,
  1619. &card->cmd_waiter_list);
  1620. spin_unlock_irqrestore(&card->lock, flags);
  1621. } else {
  1622. reply->received = 1;
  1623. wake_up(&reply->wait_q);
  1624. }
  1625. qeth_put_reply(reply);
  1626. goto out;
  1627. }
  1628. }
  1629. spin_unlock_irqrestore(&card->lock, flags);
  1630. out:
  1631. memcpy(&card->seqno.pdu_hdr_ack,
  1632. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1633. QETH_SEQ_NO_LENGTH);
  1634. qeth_release_buffer(channel,iob);
  1635. }
  1636. static inline void
  1637. qeth_prepare_control_data(struct qeth_card *card, int len,
  1638. struct qeth_cmd_buffer *iob)
  1639. {
  1640. qeth_setup_ccw(&card->write,iob->data,len);
  1641. iob->callback = qeth_release_buffer;
  1642. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1643. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1644. card->seqno.trans_hdr++;
  1645. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1646. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1647. card->seqno.pdu_hdr++;
  1648. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1649. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1650. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1651. }
  1652. static int
  1653. qeth_send_control_data(struct qeth_card *card, int len,
  1654. struct qeth_cmd_buffer *iob,
  1655. int (*reply_cb)
  1656. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1657. void *reply_param)
  1658. {
  1659. int rc;
  1660. unsigned long flags;
  1661. struct qeth_reply *reply = NULL;
  1662. struct timer_list timer;
  1663. QETH_DBF_TEXT(trace, 2, "sendctl");
  1664. reply = qeth_alloc_reply(card);
  1665. if (!reply) {
  1666. PRINT_WARN("Could no alloc qeth_reply!\n");
  1667. return -ENOMEM;
  1668. }
  1669. reply->callback = reply_cb;
  1670. reply->param = reply_param;
  1671. if (card->state == CARD_STATE_DOWN)
  1672. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1673. else
  1674. reply->seqno = card->seqno.ipa++;
  1675. init_timer(&timer);
  1676. timer.function = qeth_cmd_timeout;
  1677. timer.data = (unsigned long) reply;
  1678. init_waitqueue_head(&reply->wait_q);
  1679. spin_lock_irqsave(&card->lock, flags);
  1680. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1681. spin_unlock_irqrestore(&card->lock, flags);
  1682. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1683. wait_event(card->wait_q,
  1684. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1685. qeth_prepare_control_data(card, len, iob);
  1686. if (IS_IPA(iob->data))
  1687. timer.expires = jiffies + QETH_IPA_TIMEOUT;
  1688. else
  1689. timer.expires = jiffies + QETH_TIMEOUT;
  1690. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1691. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1692. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1693. (addr_t) iob, 0, 0);
  1694. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1695. if (rc){
  1696. PRINT_WARN("qeth_send_control_data: "
  1697. "ccw_device_start rc = %i\n", rc);
  1698. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1699. spin_lock_irqsave(&card->lock, flags);
  1700. list_del_init(&reply->list);
  1701. qeth_put_reply(reply);
  1702. spin_unlock_irqrestore(&card->lock, flags);
  1703. qeth_release_buffer(iob->channel, iob);
  1704. atomic_set(&card->write.irq_pending, 0);
  1705. wake_up(&card->wait_q);
  1706. return rc;
  1707. }
  1708. add_timer(&timer);
  1709. wait_event(reply->wait_q, reply->received);
  1710. del_timer_sync(&timer);
  1711. rc = reply->rc;
  1712. qeth_put_reply(reply);
  1713. return rc;
  1714. }
  1715. static int
  1716. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1717. struct qeth_cmd_buffer *iob)
  1718. {
  1719. unsigned long flags;
  1720. int rc = 0;
  1721. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1722. wait_event(card->wait_q,
  1723. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1724. qeth_prepare_control_data(card, len, iob);
  1725. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1726. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1727. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1728. (addr_t) iob, 0, 0);
  1729. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1730. if (rc){
  1731. PRINT_WARN("qeth_osn_send_control_data: "
  1732. "ccw_device_start rc = %i\n", rc);
  1733. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1734. qeth_release_buffer(iob->channel, iob);
  1735. atomic_set(&card->write.irq_pending, 0);
  1736. wake_up(&card->wait_q);
  1737. }
  1738. return rc;
  1739. }
  1740. static inline void
  1741. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1742. char prot_type)
  1743. {
  1744. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1745. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1746. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1747. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1748. }
  1749. static int
  1750. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1751. int data_len)
  1752. {
  1753. u16 s1, s2;
  1754. QETH_DBF_TEXT(trace,4,"osndipa");
  1755. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1756. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1757. s2 = (u16)data_len;
  1758. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1759. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1760. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1761. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1762. return qeth_osn_send_control_data(card, s1, iob);
  1763. }
  1764. static int
  1765. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1766. int (*reply_cb)
  1767. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1768. void *reply_param)
  1769. {
  1770. int rc;
  1771. char prot_type;
  1772. QETH_DBF_TEXT(trace,4,"sendipa");
  1773. if (card->options.layer2)
  1774. if (card->info.type == QETH_CARD_TYPE_OSN)
  1775. prot_type = QETH_PROT_OSN2;
  1776. else
  1777. prot_type = QETH_PROT_LAYER2;
  1778. else
  1779. prot_type = QETH_PROT_TCPIP;
  1780. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1781. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1782. reply_cb, reply_param);
  1783. return rc;
  1784. }
  1785. static int
  1786. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1787. unsigned long data)
  1788. {
  1789. struct qeth_cmd_buffer *iob;
  1790. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1791. iob = (struct qeth_cmd_buffer *) data;
  1792. memcpy(&card->token.cm_filter_r,
  1793. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1794. QETH_MPC_TOKEN_LENGTH);
  1795. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1796. return 0;
  1797. }
  1798. static int
  1799. qeth_cm_enable(struct qeth_card *card)
  1800. {
  1801. int rc;
  1802. struct qeth_cmd_buffer *iob;
  1803. QETH_DBF_TEXT(setup,2,"cmenable");
  1804. iob = qeth_wait_for_buffer(&card->write);
  1805. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1806. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1807. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1808. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1809. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1810. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1811. qeth_cm_enable_cb, NULL);
  1812. return rc;
  1813. }
  1814. static int
  1815. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1816. unsigned long data)
  1817. {
  1818. struct qeth_cmd_buffer *iob;
  1819. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1820. iob = (struct qeth_cmd_buffer *) data;
  1821. memcpy(&card->token.cm_connection_r,
  1822. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1823. QETH_MPC_TOKEN_LENGTH);
  1824. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1825. return 0;
  1826. }
  1827. static int
  1828. qeth_cm_setup(struct qeth_card *card)
  1829. {
  1830. int rc;
  1831. struct qeth_cmd_buffer *iob;
  1832. QETH_DBF_TEXT(setup,2,"cmsetup");
  1833. iob = qeth_wait_for_buffer(&card->write);
  1834. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1835. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1836. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1837. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1838. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1839. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1840. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1841. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1842. qeth_cm_setup_cb, NULL);
  1843. return rc;
  1844. }
  1845. static int
  1846. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1847. unsigned long data)
  1848. {
  1849. __u16 mtu, framesize;
  1850. __u16 len;
  1851. __u8 link_type;
  1852. struct qeth_cmd_buffer *iob;
  1853. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1854. iob = (struct qeth_cmd_buffer *) data;
  1855. memcpy(&card->token.ulp_filter_r,
  1856. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1857. QETH_MPC_TOKEN_LENGTH);
  1858. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1859. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1860. mtu = qeth_get_mtu_outof_framesize(framesize);
  1861. if (!mtu) {
  1862. iob->rc = -EINVAL;
  1863. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1864. return 0;
  1865. }
  1866. card->info.max_mtu = mtu;
  1867. card->info.initial_mtu = mtu;
  1868. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1869. } else {
  1870. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1871. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1872. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1873. }
  1874. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1875. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1876. memcpy(&link_type,
  1877. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1878. card->info.link_type = link_type;
  1879. } else
  1880. card->info.link_type = 0;
  1881. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1882. return 0;
  1883. }
  1884. static int
  1885. qeth_ulp_enable(struct qeth_card *card)
  1886. {
  1887. int rc;
  1888. char prot_type;
  1889. struct qeth_cmd_buffer *iob;
  1890. /*FIXME: trace view callbacks*/
  1891. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1892. iob = qeth_wait_for_buffer(&card->write);
  1893. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1894. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1895. (__u8) card->info.portno;
  1896. if (card->options.layer2)
  1897. if (card->info.type == QETH_CARD_TYPE_OSN)
  1898. prot_type = QETH_PROT_OSN2;
  1899. else
  1900. prot_type = QETH_PROT_LAYER2;
  1901. else
  1902. prot_type = QETH_PROT_TCPIP;
  1903. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1904. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1905. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1906. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1907. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1908. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1909. card->info.portname, 9);
  1910. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1911. qeth_ulp_enable_cb, NULL);
  1912. return rc;
  1913. }
  1914. static inline __u16
  1915. __raw_devno_from_bus_id(char *id)
  1916. {
  1917. id += (strlen(id) - 4);
  1918. return (__u16) simple_strtoul(id, &id, 16);
  1919. }
  1920. static int
  1921. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1922. unsigned long data)
  1923. {
  1924. struct qeth_cmd_buffer *iob;
  1925. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1926. iob = (struct qeth_cmd_buffer *) data;
  1927. memcpy(&card->token.ulp_connection_r,
  1928. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1929. QETH_MPC_TOKEN_LENGTH);
  1930. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1931. return 0;
  1932. }
  1933. static int
  1934. qeth_ulp_setup(struct qeth_card *card)
  1935. {
  1936. int rc;
  1937. __u16 temp;
  1938. struct qeth_cmd_buffer *iob;
  1939. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1940. iob = qeth_wait_for_buffer(&card->write);
  1941. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1942. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1943. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1944. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1945. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1946. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1947. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1948. temp = __raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1949. memcpy(QETH_ULP_SETUP_CUA(iob->data), &temp, 2);
  1950. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1951. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1952. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1953. qeth_ulp_setup_cb, NULL);
  1954. return rc;
  1955. }
  1956. static inline int
  1957. qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  1958. unsigned int siga_error, const char *dbftext)
  1959. {
  1960. if (qdio_error || siga_error) {
  1961. QETH_DBF_TEXT(trace, 2, dbftext);
  1962. QETH_DBF_TEXT(qerr, 2, dbftext);
  1963. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1964. buf->element[15].flags & 0xff);
  1965. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1966. buf->element[14].flags & 0xff);
  1967. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1968. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1969. return 1;
  1970. }
  1971. return 0;
  1972. }
  1973. static inline struct sk_buff *
  1974. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  1975. {
  1976. struct sk_buff* skb;
  1977. int add_len;
  1978. add_len = 0;
  1979. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  1980. add_len = sizeof(struct qeth_hdr);
  1981. #ifdef CONFIG_QETH_VLAN
  1982. else
  1983. add_len = VLAN_HLEN;
  1984. #endif
  1985. skb = dev_alloc_skb(length + add_len);
  1986. if (skb && add_len)
  1987. skb_reserve(skb, add_len);
  1988. return skb;
  1989. }
  1990. static inline struct sk_buff *
  1991. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  1992. struct qdio_buffer_element **__element, int *__offset,
  1993. struct qeth_hdr **hdr)
  1994. {
  1995. struct qdio_buffer_element *element = *__element;
  1996. int offset = *__offset;
  1997. struct sk_buff *skb = NULL;
  1998. int skb_len;
  1999. void *data_ptr;
  2000. int data_len;
  2001. QETH_DBF_TEXT(trace,6,"nextskb");
  2002. /* qeth_hdr must not cross element boundaries */
  2003. if (element->length < offset + sizeof(struct qeth_hdr)){
  2004. if (qeth_is_last_sbale(element))
  2005. return NULL;
  2006. element++;
  2007. offset = 0;
  2008. if (element->length < sizeof(struct qeth_hdr))
  2009. return NULL;
  2010. }
  2011. *hdr = element->addr + offset;
  2012. offset += sizeof(struct qeth_hdr);
  2013. if (card->options.layer2)
  2014. if (card->info.type == QETH_CARD_TYPE_OSN)
  2015. skb_len = (*hdr)->hdr.osn.pdu_length;
  2016. else
  2017. skb_len = (*hdr)->hdr.l2.pkt_length;
  2018. else
  2019. skb_len = (*hdr)->hdr.l3.length;
  2020. if (!skb_len)
  2021. return NULL;
  2022. if (card->options.fake_ll){
  2023. if(card->dev->type == ARPHRD_IEEE802_TR){
  2024. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_TR, *hdr)))
  2025. goto no_mem;
  2026. skb_reserve(skb,QETH_FAKE_LL_LEN_TR);
  2027. } else {
  2028. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_ETH, *hdr)))
  2029. goto no_mem;
  2030. skb_reserve(skb,QETH_FAKE_LL_LEN_ETH);
  2031. }
  2032. } else if (!(skb = qeth_get_skb(skb_len, *hdr)))
  2033. goto no_mem;
  2034. data_ptr = element->addr + offset;
  2035. while (skb_len) {
  2036. data_len = min(skb_len, (int)(element->length - offset));
  2037. if (data_len)
  2038. memcpy(skb_put(skb, data_len), data_ptr, data_len);
  2039. skb_len -= data_len;
  2040. if (skb_len){
  2041. if (qeth_is_last_sbale(element)){
  2042. QETH_DBF_TEXT(trace,4,"unexeob");
  2043. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2044. QETH_DBF_TEXT(qerr,2,"unexeob");
  2045. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2046. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2047. dev_kfree_skb_any(skb);
  2048. card->stats.rx_errors++;
  2049. return NULL;
  2050. }
  2051. element++;
  2052. offset = 0;
  2053. data_ptr = element->addr;
  2054. } else {
  2055. offset += data_len;
  2056. }
  2057. }
  2058. *__element = element;
  2059. *__offset = offset;
  2060. return skb;
  2061. no_mem:
  2062. if (net_ratelimit()){
  2063. PRINT_WARN("No memory for packet received on %s.\n",
  2064. QETH_CARD_IFNAME(card));
  2065. QETH_DBF_TEXT(trace,2,"noskbmem");
  2066. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2067. }
  2068. card->stats.rx_dropped++;
  2069. return NULL;
  2070. }
  2071. static inline __be16
  2072. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2073. {
  2074. struct qeth_card *card;
  2075. struct ethhdr *eth;
  2076. QETH_DBF_TEXT(trace,6,"typtrans");
  2077. card = (struct qeth_card *)dev->priv;
  2078. #ifdef CONFIG_TR
  2079. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2080. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2081. return tr_type_trans(skb,dev);
  2082. #endif /* CONFIG_TR */
  2083. skb->mac.raw = skb->data;
  2084. skb_pull(skb, ETH_HLEN );
  2085. eth = eth_hdr(skb);
  2086. if (*eth->h_dest & 1) {
  2087. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2088. skb->pkt_type = PACKET_BROADCAST;
  2089. else
  2090. skb->pkt_type = PACKET_MULTICAST;
  2091. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2092. skb->pkt_type = PACKET_OTHERHOST;
  2093. if (ntohs(eth->h_proto) >= 1536)
  2094. return eth->h_proto;
  2095. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2096. return htons(ETH_P_802_3);
  2097. return htons(ETH_P_802_2);
  2098. }
  2099. static inline void
  2100. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2101. struct qeth_hdr *hdr)
  2102. {
  2103. struct trh_hdr *fake_hdr;
  2104. struct trllc *fake_llc;
  2105. struct iphdr *ip_hdr;
  2106. QETH_DBF_TEXT(trace,5,"skbfktr");
  2107. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_TR;
  2108. /* this is a fake ethernet header */
  2109. fake_hdr = (struct trh_hdr *) skb->mac.raw;
  2110. /* the destination MAC address */
  2111. switch (skb->pkt_type){
  2112. case PACKET_MULTICAST:
  2113. switch (skb->protocol){
  2114. #ifdef CONFIG_QETH_IPV6
  2115. case __constant_htons(ETH_P_IPV6):
  2116. ndisc_mc_map((struct in6_addr *)
  2117. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2118. fake_hdr->daddr, card->dev, 0);
  2119. break;
  2120. #endif /* CONFIG_QETH_IPV6 */
  2121. case __constant_htons(ETH_P_IP):
  2122. ip_hdr = (struct iphdr *)skb->data;
  2123. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2124. break;
  2125. default:
  2126. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2127. }
  2128. break;
  2129. case PACKET_BROADCAST:
  2130. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2131. break;
  2132. default:
  2133. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2134. }
  2135. /* the source MAC address */
  2136. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2137. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2138. else
  2139. memset(fake_hdr->saddr, 0, TR_ALEN);
  2140. fake_hdr->rcf=0;
  2141. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2142. fake_llc->dsap = EXTENDED_SAP;
  2143. fake_llc->ssap = EXTENDED_SAP;
  2144. fake_llc->llc = UI_CMD;
  2145. fake_llc->protid[0] = 0;
  2146. fake_llc->protid[1] = 0;
  2147. fake_llc->protid[2] = 0;
  2148. fake_llc->ethertype = ETH_P_IP;
  2149. }
  2150. static inline void
  2151. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2152. struct qeth_hdr *hdr)
  2153. {
  2154. struct ethhdr *fake_hdr;
  2155. struct iphdr *ip_hdr;
  2156. QETH_DBF_TEXT(trace,5,"skbfketh");
  2157. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_ETH;
  2158. /* this is a fake ethernet header */
  2159. fake_hdr = (struct ethhdr *) skb->mac.raw;
  2160. /* the destination MAC address */
  2161. switch (skb->pkt_type){
  2162. case PACKET_MULTICAST:
  2163. switch (skb->protocol){
  2164. #ifdef CONFIG_QETH_IPV6
  2165. case __constant_htons(ETH_P_IPV6):
  2166. ndisc_mc_map((struct in6_addr *)
  2167. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2168. fake_hdr->h_dest, card->dev, 0);
  2169. break;
  2170. #endif /* CONFIG_QETH_IPV6 */
  2171. case __constant_htons(ETH_P_IP):
  2172. ip_hdr = (struct iphdr *)skb->data;
  2173. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2174. break;
  2175. default:
  2176. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2177. }
  2178. break;
  2179. case PACKET_BROADCAST:
  2180. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2181. break;
  2182. default:
  2183. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2184. }
  2185. /* the source MAC address */
  2186. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2187. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2188. else
  2189. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2190. /* the protocol */
  2191. fake_hdr->h_proto = skb->protocol;
  2192. }
  2193. static inline void
  2194. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2195. struct qeth_hdr *hdr)
  2196. {
  2197. if (card->dev->type == ARPHRD_IEEE802_TR)
  2198. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2199. else
  2200. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2201. }
  2202. static inline void
  2203. qeth_rebuild_skb_vlan(struct qeth_card *card, struct sk_buff *skb,
  2204. struct qeth_hdr *hdr)
  2205. {
  2206. #ifdef CONFIG_QETH_VLAN
  2207. u16 *vlan_tag;
  2208. if (hdr->hdr.l3.ext_flags &
  2209. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2210. vlan_tag = (u16 *) skb_push(skb, VLAN_HLEN);
  2211. *vlan_tag = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2212. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2213. *(vlan_tag + 1) = skb->protocol;
  2214. skb->protocol = __constant_htons(ETH_P_8021Q);
  2215. }
  2216. #endif /* CONFIG_QETH_VLAN */
  2217. }
  2218. static inline __u16
  2219. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2220. struct qeth_hdr *hdr)
  2221. {
  2222. unsigned short vlan_id = 0;
  2223. #ifdef CONFIG_QETH_VLAN
  2224. struct vlan_hdr *vhdr;
  2225. #endif
  2226. skb->pkt_type = PACKET_HOST;
  2227. skb->protocol = qeth_type_trans(skb, skb->dev);
  2228. if (card->options.checksum_type == NO_CHECKSUMMING)
  2229. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2230. else
  2231. skb->ip_summed = CHECKSUM_NONE;
  2232. #ifdef CONFIG_QETH_VLAN
  2233. if (hdr->hdr.l2.flags[2] & (QETH_LAYER2_FLAG_VLAN)) {
  2234. vhdr = (struct vlan_hdr *) skb->data;
  2235. skb->protocol =
  2236. __constant_htons(vhdr->h_vlan_encapsulated_proto);
  2237. vlan_id = hdr->hdr.l2.vlan_id;
  2238. skb_pull(skb, VLAN_HLEN);
  2239. }
  2240. #endif
  2241. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2242. return vlan_id;
  2243. }
  2244. static inline void
  2245. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2246. struct qeth_hdr *hdr)
  2247. {
  2248. #ifdef CONFIG_QETH_IPV6
  2249. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2250. skb->pkt_type = PACKET_HOST;
  2251. skb->protocol = qeth_type_trans(skb, card->dev);
  2252. return;
  2253. }
  2254. #endif /* CONFIG_QETH_IPV6 */
  2255. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2256. ETH_P_IP);
  2257. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2258. case QETH_CAST_UNICAST:
  2259. skb->pkt_type = PACKET_HOST;
  2260. break;
  2261. case QETH_CAST_MULTICAST:
  2262. skb->pkt_type = PACKET_MULTICAST;
  2263. card->stats.multicast++;
  2264. break;
  2265. case QETH_CAST_BROADCAST:
  2266. skb->pkt_type = PACKET_BROADCAST;
  2267. card->stats.multicast++;
  2268. break;
  2269. case QETH_CAST_ANYCAST:
  2270. case QETH_CAST_NOCAST:
  2271. default:
  2272. skb->pkt_type = PACKET_HOST;
  2273. }
  2274. qeth_rebuild_skb_vlan(card, skb, hdr);
  2275. if (card->options.fake_ll)
  2276. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2277. else
  2278. skb->mac.raw = skb->data;
  2279. skb->ip_summed = card->options.checksum_type;
  2280. if (card->options.checksum_type == HW_CHECKSUMMING){
  2281. if ( (hdr->hdr.l3.ext_flags &
  2282. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2283. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2284. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2285. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2286. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2287. else
  2288. skb->ip_summed = SW_CHECKSUMMING;
  2289. }
  2290. }
  2291. static inline void
  2292. qeth_process_inbound_buffer(struct qeth_card *card,
  2293. struct qeth_qdio_buffer *buf, int index)
  2294. {
  2295. struct qdio_buffer_element *element;
  2296. struct sk_buff *skb;
  2297. struct qeth_hdr *hdr;
  2298. int offset;
  2299. int rxrc;
  2300. __u16 vlan_tag = 0;
  2301. /* get first element of current buffer */
  2302. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2303. offset = 0;
  2304. #ifdef CONFIG_QETH_PERF_STATS
  2305. card->perf_stats.bufs_rec++;
  2306. #endif
  2307. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2308. &offset, &hdr))) {
  2309. skb->dev = card->dev;
  2310. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2311. vlan_tag = qeth_layer2_rebuild_skb(card, skb, hdr);
  2312. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2313. qeth_rebuild_skb(card, skb, hdr);
  2314. else { /*in case of OSN*/
  2315. skb_push(skb, sizeof(struct qeth_hdr));
  2316. memcpy(skb->data, hdr, sizeof(struct qeth_hdr));
  2317. }
  2318. /* is device UP ? */
  2319. if (!(card->dev->flags & IFF_UP)){
  2320. dev_kfree_skb_any(skb);
  2321. continue;
  2322. }
  2323. #ifdef CONFIG_QETH_VLAN
  2324. if (vlan_tag)
  2325. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2326. else
  2327. #endif
  2328. if (card->info.type == QETH_CARD_TYPE_OSN)
  2329. rxrc = card->osn_info.data_cb(skb);
  2330. else
  2331. rxrc = netif_rx(skb);
  2332. card->dev->last_rx = jiffies;
  2333. card->stats.rx_packets++;
  2334. card->stats.rx_bytes += skb->len;
  2335. }
  2336. }
  2337. static inline struct qeth_buffer_pool_entry *
  2338. qeth_get_buffer_pool_entry(struct qeth_card *card)
  2339. {
  2340. struct qeth_buffer_pool_entry *entry;
  2341. QETH_DBF_TEXT(trace, 6, "gtbfplen");
  2342. if (!list_empty(&card->qdio.in_buf_pool.entry_list)) {
  2343. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2344. struct qeth_buffer_pool_entry, list);
  2345. list_del_init(&entry->list);
  2346. return entry;
  2347. }
  2348. return NULL;
  2349. }
  2350. static inline void
  2351. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2352. {
  2353. struct qeth_buffer_pool_entry *pool_entry;
  2354. int i;
  2355. pool_entry = qeth_get_buffer_pool_entry(card);
  2356. /*
  2357. * since the buffer is accessed only from the input_tasklet
  2358. * there shouldn't be a need to synchronize; also, since we use
  2359. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2360. * buffers
  2361. */
  2362. BUG_ON(!pool_entry);
  2363. buf->pool_entry = pool_entry;
  2364. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2365. buf->buffer->element[i].length = PAGE_SIZE;
  2366. buf->buffer->element[i].addr = pool_entry->elements[i];
  2367. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2368. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2369. else
  2370. buf->buffer->element[i].flags = 0;
  2371. }
  2372. buf->state = QETH_QDIO_BUF_EMPTY;
  2373. }
  2374. static inline void
  2375. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2376. struct qeth_qdio_out_buffer *buf)
  2377. {
  2378. int i;
  2379. struct sk_buff *skb;
  2380. /* is PCI flag set on buffer? */
  2381. if (buf->buffer->element[0].flags & 0x40)
  2382. atomic_dec(&queue->set_pci_flags_count);
  2383. while ((skb = skb_dequeue(&buf->skb_list))){
  2384. atomic_dec(&skb->users);
  2385. dev_kfree_skb_any(skb);
  2386. }
  2387. qeth_eddp_buf_release_contexts(buf);
  2388. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2389. buf->buffer->element[i].length = 0;
  2390. buf->buffer->element[i].addr = NULL;
  2391. buf->buffer->element[i].flags = 0;
  2392. }
  2393. buf->next_element_to_fill = 0;
  2394. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2395. }
  2396. static inline void
  2397. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2398. {
  2399. struct qeth_qdio_q *queue = card->qdio.in_q;
  2400. int count;
  2401. int i;
  2402. int rc;
  2403. QETH_DBF_TEXT(trace,6,"queinbuf");
  2404. count = (index < queue->next_buf_to_init)?
  2405. card->qdio.in_buf_pool.buf_count -
  2406. (queue->next_buf_to_init - index) :
  2407. card->qdio.in_buf_pool.buf_count -
  2408. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2409. /* only requeue at a certain threshold to avoid SIGAs */
  2410. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2411. for (i = queue->next_buf_to_init;
  2412. i < queue->next_buf_to_init + count; ++i)
  2413. qeth_init_input_buffer(card,
  2414. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q]);
  2415. /*
  2416. * according to old code it should be avoided to requeue all
  2417. * 128 buffers in order to benefit from PCI avoidance.
  2418. * this function keeps at least one buffer (the buffer at
  2419. * 'index') un-requeued -> this buffer is the first buffer that
  2420. * will be requeued the next time
  2421. */
  2422. #ifdef CONFIG_QETH_PERF_STATS
  2423. card->perf_stats.inbound_do_qdio_cnt++;
  2424. card->perf_stats.inbound_do_qdio_start_time = qeth_get_micros();
  2425. #endif
  2426. rc = do_QDIO(CARD_DDEV(card),
  2427. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2428. 0, queue->next_buf_to_init, count, NULL);
  2429. #ifdef CONFIG_QETH_PERF_STATS
  2430. card->perf_stats.inbound_do_qdio_time += qeth_get_micros() -
  2431. card->perf_stats.inbound_do_qdio_start_time;
  2432. #endif
  2433. if (rc){
  2434. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2435. "return %i (device %s).\n",
  2436. rc, CARD_DDEV_ID(card));
  2437. QETH_DBF_TEXT(trace,2,"qinberr");
  2438. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2439. }
  2440. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2441. QDIO_MAX_BUFFERS_PER_Q;
  2442. }
  2443. }
  2444. static inline void
  2445. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2446. struct qeth_buffer_pool_entry *entry)
  2447. {
  2448. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2449. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2450. }
  2451. static void
  2452. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2453. unsigned int qdio_err, unsigned int siga_err,
  2454. unsigned int queue, int first_element, int count,
  2455. unsigned long card_ptr)
  2456. {
  2457. struct net_device *net_dev;
  2458. struct qeth_card *card;
  2459. struct qeth_qdio_buffer *buffer;
  2460. int index;
  2461. int i;
  2462. QETH_DBF_TEXT(trace, 6, "qdinput");
  2463. card = (struct qeth_card *) card_ptr;
  2464. net_dev = card->dev;
  2465. #ifdef CONFIG_QETH_PERF_STATS
  2466. card->perf_stats.inbound_cnt++;
  2467. card->perf_stats.inbound_start_time = qeth_get_micros();
  2468. #endif
  2469. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2470. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2471. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2472. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2473. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2474. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2475. qeth_schedule_recovery(card);
  2476. return;
  2477. }
  2478. }
  2479. for (i = first_element; i < (first_element + count); ++i) {
  2480. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2481. buffer = &card->qdio.in_q->bufs[index];
  2482. if (!((status & QDIO_STATUS_LOOK_FOR_ERROR) &&
  2483. qeth_check_qdio_errors(buffer->buffer,
  2484. qdio_err, siga_err,"qinerr")))
  2485. qeth_process_inbound_buffer(card, buffer, index);
  2486. /* clear buffer and give back to hardware */
  2487. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2488. qeth_queue_input_buffer(card, index);
  2489. }
  2490. #ifdef CONFIG_QETH_PERF_STATS
  2491. card->perf_stats.inbound_time += qeth_get_micros() -
  2492. card->perf_stats.inbound_start_time;
  2493. #endif
  2494. }
  2495. static inline int
  2496. qeth_handle_send_error(struct qeth_card *card,
  2497. struct qeth_qdio_out_buffer *buffer,
  2498. unsigned int qdio_err, unsigned int siga_err)
  2499. {
  2500. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2501. int cc = siga_err & 3;
  2502. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2503. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2504. switch (cc) {
  2505. case 0:
  2506. if (qdio_err){
  2507. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2508. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2509. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2510. (u16)qdio_err, (u8)sbalf15);
  2511. return QETH_SEND_ERROR_LINK_FAILURE;
  2512. }
  2513. return QETH_SEND_ERROR_NONE;
  2514. case 2:
  2515. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2516. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2517. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2518. return QETH_SEND_ERROR_KICK_IT;
  2519. }
  2520. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2521. return QETH_SEND_ERROR_RETRY;
  2522. return QETH_SEND_ERROR_LINK_FAILURE;
  2523. /* look at qdio_error and sbalf 15 */
  2524. case 1:
  2525. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2526. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2527. return QETH_SEND_ERROR_LINK_FAILURE;
  2528. case 3:
  2529. default:
  2530. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2531. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2532. return QETH_SEND_ERROR_KICK_IT;
  2533. }
  2534. }
  2535. void
  2536. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2537. int index, int count)
  2538. {
  2539. struct qeth_qdio_out_buffer *buf;
  2540. int rc;
  2541. int i;
  2542. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2543. for (i = index; i < index + count; ++i) {
  2544. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2545. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2546. SBAL_FLAGS_LAST_ENTRY;
  2547. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2548. continue;
  2549. if (!queue->do_pack){
  2550. if ((atomic_read(&queue->used_buffers) >=
  2551. (QETH_HIGH_WATERMARK_PACK -
  2552. QETH_WATERMARK_PACK_FUZZ)) &&
  2553. !atomic_read(&queue->set_pci_flags_count)){
  2554. /* it's likely that we'll go to packing
  2555. * mode soon */
  2556. atomic_inc(&queue->set_pci_flags_count);
  2557. buf->buffer->element[0].flags |= 0x40;
  2558. }
  2559. } else {
  2560. if (!atomic_read(&queue->set_pci_flags_count)){
  2561. /*
  2562. * there's no outstanding PCI any more, so we
  2563. * have to request a PCI to be sure the the PCI
  2564. * will wake at some time in the future then we
  2565. * can flush packed buffers that might still be
  2566. * hanging around, which can happen if no
  2567. * further send was requested by the stack
  2568. */
  2569. atomic_inc(&queue->set_pci_flags_count);
  2570. buf->buffer->element[0].flags |= 0x40;
  2571. }
  2572. }
  2573. }
  2574. queue->card->dev->trans_start = jiffies;
  2575. #ifdef CONFIG_QETH_PERF_STATS
  2576. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2577. queue->card->perf_stats.outbound_do_qdio_start_time = qeth_get_micros();
  2578. #endif
  2579. if (under_int)
  2580. rc = do_QDIO(CARD_DDEV(queue->card),
  2581. QDIO_FLAG_SYNC_OUTPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2582. queue->queue_no, index, count, NULL);
  2583. else
  2584. rc = do_QDIO(CARD_DDEV(queue->card), QDIO_FLAG_SYNC_OUTPUT,
  2585. queue->queue_no, index, count, NULL);
  2586. #ifdef CONFIG_QETH_PERF_STATS
  2587. queue->card->perf_stats.outbound_do_qdio_time += qeth_get_micros() -
  2588. queue->card->perf_stats.outbound_do_qdio_start_time;
  2589. #endif
  2590. if (rc){
  2591. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2592. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2593. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2594. queue->card->stats.tx_errors += count;
  2595. /* this must not happen under normal circumstances. if it
  2596. * happens something is really wrong -> recover */
  2597. qeth_schedule_recovery(queue->card);
  2598. return;
  2599. }
  2600. atomic_add(count, &queue->used_buffers);
  2601. #ifdef CONFIG_QETH_PERF_STATS
  2602. queue->card->perf_stats.bufs_sent += count;
  2603. #endif
  2604. }
  2605. /*
  2606. * Switched to packing state if the number of used buffers on a queue
  2607. * reaches a certain limit.
  2608. */
  2609. static inline void
  2610. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2611. {
  2612. if (!queue->do_pack) {
  2613. if (atomic_read(&queue->used_buffers)
  2614. >= QETH_HIGH_WATERMARK_PACK){
  2615. /* switch non-PACKING -> PACKING */
  2616. QETH_DBF_TEXT(trace, 6, "np->pack");
  2617. #ifdef CONFIG_QETH_PERF_STATS
  2618. queue->card->perf_stats.sc_dp_p++;
  2619. #endif
  2620. queue->do_pack = 1;
  2621. }
  2622. }
  2623. }
  2624. /*
  2625. * Switches from packing to non-packing mode. If there is a packing
  2626. * buffer on the queue this buffer will be prepared to be flushed.
  2627. * In that case 1 is returned to inform the caller. If no buffer
  2628. * has to be flushed, zero is returned.
  2629. */
  2630. static inline int
  2631. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2632. {
  2633. struct qeth_qdio_out_buffer *buffer;
  2634. int flush_count = 0;
  2635. if (queue->do_pack) {
  2636. if (atomic_read(&queue->used_buffers)
  2637. <= QETH_LOW_WATERMARK_PACK) {
  2638. /* switch PACKING -> non-PACKING */
  2639. QETH_DBF_TEXT(trace, 6, "pack->np");
  2640. #ifdef CONFIG_QETH_PERF_STATS
  2641. queue->card->perf_stats.sc_p_dp++;
  2642. #endif
  2643. queue->do_pack = 0;
  2644. /* flush packing buffers */
  2645. buffer = &queue->bufs[queue->next_buf_to_fill];
  2646. if ((atomic_read(&buffer->state) ==
  2647. QETH_QDIO_BUF_EMPTY) &&
  2648. (buffer->next_element_to_fill > 0)) {
  2649. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2650. flush_count++;
  2651. queue->next_buf_to_fill =
  2652. (queue->next_buf_to_fill + 1) %
  2653. QDIO_MAX_BUFFERS_PER_Q;
  2654. }
  2655. }
  2656. }
  2657. return flush_count;
  2658. }
  2659. /*
  2660. * Called to flush a packing buffer if no more pci flags are on the queue.
  2661. * Checks if there is a packing buffer and prepares it to be flushed.
  2662. * In that case returns 1, otherwise zero.
  2663. */
  2664. static inline int
  2665. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2666. {
  2667. struct qeth_qdio_out_buffer *buffer;
  2668. buffer = &queue->bufs[queue->next_buf_to_fill];
  2669. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2670. (buffer->next_element_to_fill > 0)){
  2671. /* it's a packing buffer */
  2672. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2673. queue->next_buf_to_fill =
  2674. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2675. return 1;
  2676. }
  2677. return 0;
  2678. }
  2679. static inline void
  2680. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2681. {
  2682. int index;
  2683. int flush_cnt = 0;
  2684. int q_was_packing = 0;
  2685. /*
  2686. * check if weed have to switch to non-packing mode or if
  2687. * we have to get a pci flag out on the queue
  2688. */
  2689. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2690. !atomic_read(&queue->set_pci_flags_count)){
  2691. if (atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2692. QETH_OUT_Q_UNLOCKED) {
  2693. /*
  2694. * If we get in here, there was no action in
  2695. * do_send_packet. So, we check if there is a
  2696. * packing buffer to be flushed here.
  2697. */
  2698. netif_stop_queue(queue->card->dev);
  2699. index = queue->next_buf_to_fill;
  2700. q_was_packing = queue->do_pack;
  2701. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2702. if (!flush_cnt &&
  2703. !atomic_read(&queue->set_pci_flags_count))
  2704. flush_cnt +=
  2705. qeth_flush_buffers_on_no_pci(queue);
  2706. #ifdef CONFIG_QETH_PERF_STATS
  2707. if (q_was_packing)
  2708. queue->card->perf_stats.bufs_sent_pack +=
  2709. flush_cnt;
  2710. #endif
  2711. if (flush_cnt)
  2712. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2713. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2714. }
  2715. }
  2716. }
  2717. static void
  2718. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2719. unsigned int qdio_error, unsigned int siga_error,
  2720. unsigned int __queue, int first_element, int count,
  2721. unsigned long card_ptr)
  2722. {
  2723. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2724. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2725. struct qeth_qdio_out_buffer *buffer;
  2726. int i;
  2727. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2728. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2729. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2730. QETH_DBF_TEXT(trace, 2, "achkcond");
  2731. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2732. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2733. netif_stop_queue(card->dev);
  2734. qeth_schedule_recovery(card);
  2735. return;
  2736. }
  2737. }
  2738. #ifdef CONFIG_QETH_PERF_STATS
  2739. card->perf_stats.outbound_handler_cnt++;
  2740. card->perf_stats.outbound_handler_start_time = qeth_get_micros();
  2741. #endif
  2742. for(i = first_element; i < (first_element + count); ++i){
  2743. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2744. /*we only handle the KICK_IT error by doing a recovery */
  2745. if (qeth_handle_send_error(card, buffer,
  2746. qdio_error, siga_error)
  2747. == QETH_SEND_ERROR_KICK_IT){
  2748. netif_stop_queue(card->dev);
  2749. qeth_schedule_recovery(card);
  2750. return;
  2751. }
  2752. qeth_clear_output_buffer(queue, buffer);
  2753. }
  2754. atomic_sub(count, &queue->used_buffers);
  2755. /* check if we need to do something on this outbound queue */
  2756. if (card->info.type != QETH_CARD_TYPE_IQD)
  2757. qeth_check_outbound_queue(queue);
  2758. netif_wake_queue(queue->card->dev);
  2759. #ifdef CONFIG_QETH_PERF_STATS
  2760. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2761. card->perf_stats.outbound_handler_start_time;
  2762. #endif
  2763. }
  2764. static void
  2765. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2766. {
  2767. param_field[0] = _ascebc['P'];
  2768. param_field[1] = _ascebc['C'];
  2769. param_field[2] = _ascebc['I'];
  2770. param_field[3] = _ascebc['T'];
  2771. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2772. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2773. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2774. }
  2775. static void
  2776. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2777. {
  2778. param_field[16] = _ascebc['B'];
  2779. param_field[17] = _ascebc['L'];
  2780. param_field[18] = _ascebc['K'];
  2781. param_field[19] = _ascebc['T'];
  2782. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2783. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2784. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2785. }
  2786. static void
  2787. qeth_initialize_working_pool_list(struct qeth_card *card)
  2788. {
  2789. struct qeth_buffer_pool_entry *entry;
  2790. QETH_DBF_TEXT(trace,5,"inwrklst");
  2791. list_for_each_entry(entry,
  2792. &card->qdio.init_pool.entry_list, init_list) {
  2793. qeth_put_buffer_pool_entry(card,entry);
  2794. }
  2795. }
  2796. static void
  2797. qeth_clear_working_pool_list(struct qeth_card *card)
  2798. {
  2799. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2800. QETH_DBF_TEXT(trace,5,"clwrklst");
  2801. list_for_each_entry_safe(pool_entry, tmp,
  2802. &card->qdio.in_buf_pool.entry_list, list){
  2803. list_del(&pool_entry->list);
  2804. }
  2805. }
  2806. static void
  2807. qeth_free_buffer_pool(struct qeth_card *card)
  2808. {
  2809. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2810. int i=0;
  2811. QETH_DBF_TEXT(trace,5,"freepool");
  2812. list_for_each_entry_safe(pool_entry, tmp,
  2813. &card->qdio.init_pool.entry_list, init_list){
  2814. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2815. free_page((unsigned long)pool_entry->elements[i]);
  2816. list_del(&pool_entry->init_list);
  2817. kfree(pool_entry);
  2818. }
  2819. }
  2820. static int
  2821. qeth_alloc_buffer_pool(struct qeth_card *card)
  2822. {
  2823. struct qeth_buffer_pool_entry *pool_entry;
  2824. void *ptr;
  2825. int i, j;
  2826. QETH_DBF_TEXT(trace,5,"alocpool");
  2827. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2828. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2829. if (!pool_entry){
  2830. qeth_free_buffer_pool(card);
  2831. return -ENOMEM;
  2832. }
  2833. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2834. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2835. if (!ptr) {
  2836. while (j > 0)
  2837. free_page((unsigned long)
  2838. pool_entry->elements[--j]);
  2839. kfree(pool_entry);
  2840. qeth_free_buffer_pool(card);
  2841. return -ENOMEM;
  2842. }
  2843. pool_entry->elements[j] = ptr;
  2844. }
  2845. list_add(&pool_entry->init_list,
  2846. &card->qdio.init_pool.entry_list);
  2847. }
  2848. return 0;
  2849. }
  2850. int
  2851. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2852. {
  2853. QETH_DBF_TEXT(trace, 2, "realcbp");
  2854. if ((card->state != CARD_STATE_DOWN) &&
  2855. (card->state != CARD_STATE_RECOVER))
  2856. return -EPERM;
  2857. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2858. qeth_clear_working_pool_list(card);
  2859. qeth_free_buffer_pool(card);
  2860. card->qdio.in_buf_pool.buf_count = bufcnt;
  2861. card->qdio.init_pool.buf_count = bufcnt;
  2862. return qeth_alloc_buffer_pool(card);
  2863. }
  2864. static int
  2865. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2866. {
  2867. int i, j;
  2868. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2869. if (card->qdio.state == QETH_QDIO_ALLOCATED)
  2870. return 0;
  2871. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2872. GFP_KERNEL|GFP_DMA);
  2873. if (!card->qdio.in_q)
  2874. return - ENOMEM;
  2875. QETH_DBF_TEXT(setup, 2, "inq");
  2876. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2877. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2878. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2879. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2880. card->qdio.in_q->bufs[i].buffer =
  2881. &card->qdio.in_q->qdio_bufs[i];
  2882. /* inbound buffer pool */
  2883. if (qeth_alloc_buffer_pool(card)){
  2884. kfree(card->qdio.in_q);
  2885. return -ENOMEM;
  2886. }
  2887. /* outbound */
  2888. card->qdio.out_qs =
  2889. kmalloc(card->qdio.no_out_queues *
  2890. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2891. if (!card->qdio.out_qs){
  2892. qeth_free_buffer_pool(card);
  2893. return -ENOMEM;
  2894. }
  2895. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2896. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  2897. GFP_KERNEL|GFP_DMA);
  2898. if (!card->qdio.out_qs[i]){
  2899. while (i > 0)
  2900. kfree(card->qdio.out_qs[--i]);
  2901. kfree(card->qdio.out_qs);
  2902. return -ENOMEM;
  2903. }
  2904. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  2905. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  2906. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  2907. card->qdio.out_qs[i]->queue_no = i;
  2908. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2909. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2910. card->qdio.out_qs[i]->bufs[j].buffer =
  2911. &card->qdio.out_qs[i]->qdio_bufs[j];
  2912. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  2913. skb_list);
  2914. lockdep_set_class(
  2915. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  2916. &qdio_out_skb_queue_key);
  2917. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  2918. }
  2919. }
  2920. card->qdio.state = QETH_QDIO_ALLOCATED;
  2921. return 0;
  2922. }
  2923. static void
  2924. qeth_free_qdio_buffers(struct qeth_card *card)
  2925. {
  2926. int i, j;
  2927. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  2928. if (card->qdio.state == QETH_QDIO_UNINITIALIZED)
  2929. return;
  2930. kfree(card->qdio.in_q);
  2931. /* inbound buffer pool */
  2932. qeth_free_buffer_pool(card);
  2933. /* free outbound qdio_qs */
  2934. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2935. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2936. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2937. &card->qdio.out_qs[i]->bufs[j]);
  2938. kfree(card->qdio.out_qs[i]);
  2939. }
  2940. kfree(card->qdio.out_qs);
  2941. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2942. }
  2943. static void
  2944. qeth_clear_qdio_buffers(struct qeth_card *card)
  2945. {
  2946. int i, j;
  2947. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  2948. /* clear outbound buffers to free skbs */
  2949. for (i = 0; i < card->qdio.no_out_queues; ++i)
  2950. if (card->qdio.out_qs[i]){
  2951. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2952. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2953. &card->qdio.out_qs[i]->bufs[j]);
  2954. }
  2955. }
  2956. static void
  2957. qeth_init_qdio_info(struct qeth_card *card)
  2958. {
  2959. QETH_DBF_TEXT(setup, 4, "intqdinf");
  2960. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2961. /* inbound */
  2962. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  2963. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  2964. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  2965. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  2966. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  2967. }
  2968. static int
  2969. qeth_init_qdio_queues(struct qeth_card *card)
  2970. {
  2971. int i, j;
  2972. int rc;
  2973. QETH_DBF_TEXT(setup, 2, "initqdqs");
  2974. /* inbound queue */
  2975. memset(card->qdio.in_q->qdio_bufs, 0,
  2976. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2977. qeth_initialize_working_pool_list(card);
  2978. /*give only as many buffers to hardware as we have buffer pool entries*/
  2979. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2980. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2981. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  2982. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2983. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2984. if (rc) {
  2985. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  2986. return rc;
  2987. }
  2988. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2989. if (rc) {
  2990. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  2991. return rc;
  2992. }
  2993. /* outbound queue */
  2994. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2995. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2996. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2997. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2998. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2999. &card->qdio.out_qs[i]->bufs[j]);
  3000. }
  3001. card->qdio.out_qs[i]->card = card;
  3002. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  3003. card->qdio.out_qs[i]->do_pack = 0;
  3004. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  3005. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  3006. atomic_set(&card->qdio.out_qs[i]->state,
  3007. QETH_OUT_Q_UNLOCKED);
  3008. }
  3009. return 0;
  3010. }
  3011. static int
  3012. qeth_qdio_establish(struct qeth_card *card)
  3013. {
  3014. struct qdio_initialize init_data;
  3015. char *qib_param_field;
  3016. struct qdio_buffer **in_sbal_ptrs;
  3017. struct qdio_buffer **out_sbal_ptrs;
  3018. int i, j, k;
  3019. int rc;
  3020. QETH_DBF_TEXT(setup, 2, "qdioest");
  3021. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3022. GFP_KERNEL);
  3023. if (!qib_param_field)
  3024. return -ENOMEM;
  3025. qeth_create_qib_param_field(card, qib_param_field);
  3026. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3027. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3028. GFP_KERNEL);
  3029. if (!in_sbal_ptrs) {
  3030. kfree(qib_param_field);
  3031. return -ENOMEM;
  3032. }
  3033. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3034. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3035. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3036. out_sbal_ptrs =
  3037. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3038. sizeof(void *), GFP_KERNEL);
  3039. if (!out_sbal_ptrs) {
  3040. kfree(in_sbal_ptrs);
  3041. kfree(qib_param_field);
  3042. return -ENOMEM;
  3043. }
  3044. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3045. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3046. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3047. virt_to_phys(card->qdio.out_qs[i]->
  3048. bufs[j].buffer);
  3049. }
  3050. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3051. init_data.cdev = CARD_DDEV(card);
  3052. init_data.q_format = qeth_get_qdio_q_format(card);
  3053. init_data.qib_param_field_format = 0;
  3054. init_data.qib_param_field = qib_param_field;
  3055. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3056. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3057. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3058. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3059. init_data.no_input_qs = 1;
  3060. init_data.no_output_qs = card->qdio.no_out_queues;
  3061. init_data.input_handler = (qdio_handler_t *)
  3062. qeth_qdio_input_handler;
  3063. init_data.output_handler = (qdio_handler_t *)
  3064. qeth_qdio_output_handler;
  3065. init_data.int_parm = (unsigned long) card;
  3066. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3067. QDIO_OUTBOUND_0COPY_SBALS |
  3068. QDIO_USE_OUTBOUND_PCIS;
  3069. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3070. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3071. if (!(rc = qdio_initialize(&init_data)))
  3072. card->qdio.state = QETH_QDIO_ESTABLISHED;
  3073. kfree(out_sbal_ptrs);
  3074. kfree(in_sbal_ptrs);
  3075. kfree(qib_param_field);
  3076. return rc;
  3077. }
  3078. static int
  3079. qeth_qdio_activate(struct qeth_card *card)
  3080. {
  3081. QETH_DBF_TEXT(setup,3,"qdioact");
  3082. return qdio_activate(CARD_DDEV(card), 0);
  3083. }
  3084. static int
  3085. qeth_clear_channel(struct qeth_channel *channel)
  3086. {
  3087. unsigned long flags;
  3088. struct qeth_card *card;
  3089. int rc;
  3090. QETH_DBF_TEXT(trace,3,"clearch");
  3091. card = CARD_FROM_CDEV(channel->ccwdev);
  3092. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3093. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3094. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3095. if (rc)
  3096. return rc;
  3097. rc = wait_event_interruptible_timeout(card->wait_q,
  3098. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3099. if (rc == -ERESTARTSYS)
  3100. return rc;
  3101. if (channel->state != CH_STATE_STOPPED)
  3102. return -ETIME;
  3103. channel->state = CH_STATE_DOWN;
  3104. return 0;
  3105. }
  3106. static int
  3107. qeth_halt_channel(struct qeth_channel *channel)
  3108. {
  3109. unsigned long flags;
  3110. struct qeth_card *card;
  3111. int rc;
  3112. QETH_DBF_TEXT(trace,3,"haltch");
  3113. card = CARD_FROM_CDEV(channel->ccwdev);
  3114. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3115. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3116. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3117. if (rc)
  3118. return rc;
  3119. rc = wait_event_interruptible_timeout(card->wait_q,
  3120. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3121. if (rc == -ERESTARTSYS)
  3122. return rc;
  3123. if (channel->state != CH_STATE_HALTED)
  3124. return -ETIME;
  3125. return 0;
  3126. }
  3127. static int
  3128. qeth_halt_channels(struct qeth_card *card)
  3129. {
  3130. int rc1 = 0, rc2=0, rc3 = 0;
  3131. QETH_DBF_TEXT(trace,3,"haltchs");
  3132. rc1 = qeth_halt_channel(&card->read);
  3133. rc2 = qeth_halt_channel(&card->write);
  3134. rc3 = qeth_halt_channel(&card->data);
  3135. if (rc1)
  3136. return rc1;
  3137. if (rc2)
  3138. return rc2;
  3139. return rc3;
  3140. }
  3141. static int
  3142. qeth_clear_channels(struct qeth_card *card)
  3143. {
  3144. int rc1 = 0, rc2=0, rc3 = 0;
  3145. QETH_DBF_TEXT(trace,3,"clearchs");
  3146. rc1 = qeth_clear_channel(&card->read);
  3147. rc2 = qeth_clear_channel(&card->write);
  3148. rc3 = qeth_clear_channel(&card->data);
  3149. if (rc1)
  3150. return rc1;
  3151. if (rc2)
  3152. return rc2;
  3153. return rc3;
  3154. }
  3155. static int
  3156. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3157. {
  3158. int rc = 0;
  3159. QETH_DBF_TEXT(trace,3,"clhacrd");
  3160. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3161. if (halt)
  3162. rc = qeth_halt_channels(card);
  3163. if (rc)
  3164. return rc;
  3165. return qeth_clear_channels(card);
  3166. }
  3167. static int
  3168. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3169. {
  3170. int rc = 0;
  3171. QETH_DBF_TEXT(trace,3,"qdioclr");
  3172. if (card->qdio.state == QETH_QDIO_ESTABLISHED){
  3173. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3174. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3175. QDIO_FLAG_CLEANUP_USING_HALT :
  3176. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3177. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3178. card->qdio.state = QETH_QDIO_ALLOCATED;
  3179. }
  3180. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3181. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3182. card->state = CARD_STATE_DOWN;
  3183. return rc;
  3184. }
  3185. static int
  3186. qeth_dm_act(struct qeth_card *card)
  3187. {
  3188. int rc;
  3189. struct qeth_cmd_buffer *iob;
  3190. QETH_DBF_TEXT(setup,2,"dmact");
  3191. iob = qeth_wait_for_buffer(&card->write);
  3192. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3193. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3194. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3195. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3196. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3197. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3198. return rc;
  3199. }
  3200. static int
  3201. qeth_mpc_initialize(struct qeth_card *card)
  3202. {
  3203. int rc;
  3204. QETH_DBF_TEXT(setup,2,"mpcinit");
  3205. if ((rc = qeth_issue_next_read(card))){
  3206. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3207. return rc;
  3208. }
  3209. if ((rc = qeth_cm_enable(card))){
  3210. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3211. goto out_qdio;
  3212. }
  3213. if ((rc = qeth_cm_setup(card))){
  3214. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3215. goto out_qdio;
  3216. }
  3217. if ((rc = qeth_ulp_enable(card))){
  3218. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3219. goto out_qdio;
  3220. }
  3221. if ((rc = qeth_ulp_setup(card))){
  3222. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3223. goto out_qdio;
  3224. }
  3225. if ((rc = qeth_alloc_qdio_buffers(card))){
  3226. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3227. goto out_qdio;
  3228. }
  3229. if ((rc = qeth_qdio_establish(card))){
  3230. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3231. qeth_free_qdio_buffers(card);
  3232. goto out_qdio;
  3233. }
  3234. if ((rc = qeth_qdio_activate(card))){
  3235. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3236. goto out_qdio;
  3237. }
  3238. if ((rc = qeth_dm_act(card))){
  3239. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3240. goto out_qdio;
  3241. }
  3242. return 0;
  3243. out_qdio:
  3244. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3245. return rc;
  3246. }
  3247. static struct net_device *
  3248. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3249. {
  3250. struct net_device *dev = NULL;
  3251. switch (type) {
  3252. case QETH_CARD_TYPE_OSAE:
  3253. switch (linktype) {
  3254. case QETH_LINK_TYPE_LANE_TR:
  3255. case QETH_LINK_TYPE_HSTR:
  3256. #ifdef CONFIG_TR
  3257. dev = alloc_trdev(0);
  3258. #endif /* CONFIG_TR */
  3259. break;
  3260. default:
  3261. dev = alloc_etherdev(0);
  3262. }
  3263. break;
  3264. case QETH_CARD_TYPE_IQD:
  3265. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3266. break;
  3267. case QETH_CARD_TYPE_OSN:
  3268. dev = alloc_netdev(0, "osn%d", ether_setup);
  3269. break;
  3270. default:
  3271. dev = alloc_etherdev(0);
  3272. }
  3273. return dev;
  3274. }
  3275. /*hard_header fake function; used in case fake_ll is set */
  3276. static int
  3277. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3278. unsigned short type, void *daddr, void *saddr,
  3279. unsigned len)
  3280. {
  3281. if(dev->type == ARPHRD_IEEE802_TR){
  3282. struct trh_hdr *hdr;
  3283. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3284. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3285. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3286. return QETH_FAKE_LL_LEN_TR;
  3287. } else {
  3288. struct ethhdr *hdr;
  3289. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3290. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3291. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3292. if (type != ETH_P_802_3)
  3293. hdr->h_proto = htons(type);
  3294. else
  3295. hdr->h_proto = htons(len);
  3296. return QETH_FAKE_LL_LEN_ETH;
  3297. }
  3298. }
  3299. static inline int
  3300. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3301. static int
  3302. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3303. {
  3304. int rc;
  3305. struct qeth_card *card;
  3306. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3307. card = (struct qeth_card *)dev->priv;
  3308. if (skb==NULL) {
  3309. card->stats.tx_dropped++;
  3310. card->stats.tx_errors++;
  3311. /* return OK; otherwise ksoftirqd goes to 100% */
  3312. return NETDEV_TX_OK;
  3313. }
  3314. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3315. card->stats.tx_dropped++;
  3316. card->stats.tx_errors++;
  3317. card->stats.tx_carrier_errors++;
  3318. dev_kfree_skb_any(skb);
  3319. /* return OK; otherwise ksoftirqd goes to 100% */
  3320. return NETDEV_TX_OK;
  3321. }
  3322. #ifdef CONFIG_QETH_PERF_STATS
  3323. card->perf_stats.outbound_cnt++;
  3324. card->perf_stats.outbound_start_time = qeth_get_micros();
  3325. #endif
  3326. netif_stop_queue(dev);
  3327. if ((rc = qeth_send_packet(card, skb))) {
  3328. if (rc == -EBUSY) {
  3329. return NETDEV_TX_BUSY;
  3330. } else {
  3331. card->stats.tx_errors++;
  3332. card->stats.tx_dropped++;
  3333. dev_kfree_skb_any(skb);
  3334. /*set to OK; otherwise ksoftirqd goes to 100% */
  3335. rc = NETDEV_TX_OK;
  3336. }
  3337. }
  3338. netif_wake_queue(dev);
  3339. #ifdef CONFIG_QETH_PERF_STATS
  3340. card->perf_stats.outbound_time += qeth_get_micros() -
  3341. card->perf_stats.outbound_start_time;
  3342. #endif
  3343. return rc;
  3344. }
  3345. static int
  3346. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3347. {
  3348. int rc = 0;
  3349. #ifdef CONFIG_QETH_VLAN
  3350. struct vlan_group *vg;
  3351. int i;
  3352. if (!(vg = card->vlangrp))
  3353. return rc;
  3354. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3355. if (vg->vlan_devices[i] == dev){
  3356. rc = QETH_VLAN_CARD;
  3357. break;
  3358. }
  3359. }
  3360. if (rc && !(VLAN_DEV_INFO(dev)->real_dev->priv == (void *)card))
  3361. return 0;
  3362. #endif
  3363. return rc;
  3364. }
  3365. static int
  3366. qeth_verify_dev(struct net_device *dev)
  3367. {
  3368. struct qeth_card *card;
  3369. unsigned long flags;
  3370. int rc = 0;
  3371. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3372. list_for_each_entry(card, &qeth_card_list.list, list){
  3373. if (card->dev == dev){
  3374. rc = QETH_REAL_CARD;
  3375. break;
  3376. }
  3377. rc = qeth_verify_vlan_dev(dev, card);
  3378. if (rc)
  3379. break;
  3380. }
  3381. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3382. return rc;
  3383. }
  3384. static struct qeth_card *
  3385. qeth_get_card_from_dev(struct net_device *dev)
  3386. {
  3387. struct qeth_card *card = NULL;
  3388. int rc;
  3389. rc = qeth_verify_dev(dev);
  3390. if (rc == QETH_REAL_CARD)
  3391. card = (struct qeth_card *)dev->priv;
  3392. else if (rc == QETH_VLAN_CARD)
  3393. card = (struct qeth_card *)
  3394. VLAN_DEV_INFO(dev)->real_dev->priv;
  3395. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3396. return card ;
  3397. }
  3398. static void
  3399. qeth_tx_timeout(struct net_device *dev)
  3400. {
  3401. struct qeth_card *card;
  3402. card = (struct qeth_card *) dev->priv;
  3403. card->stats.tx_errors++;
  3404. qeth_schedule_recovery(card);
  3405. }
  3406. static int
  3407. qeth_open(struct net_device *dev)
  3408. {
  3409. struct qeth_card *card;
  3410. QETH_DBF_TEXT(trace, 4, "qethopen");
  3411. card = (struct qeth_card *) dev->priv;
  3412. if (card->state != CARD_STATE_SOFTSETUP)
  3413. return -ENODEV;
  3414. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3415. (card->options.layer2) &&
  3416. (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))) {
  3417. QETH_DBF_TEXT(trace,4,"nomacadr");
  3418. return -EPERM;
  3419. }
  3420. card->data.state = CH_STATE_UP;
  3421. card->state = CARD_STATE_UP;
  3422. card->dev->flags |= IFF_UP;
  3423. netif_start_queue(dev);
  3424. if (!card->lan_online && netif_carrier_ok(dev))
  3425. netif_carrier_off(dev);
  3426. return 0;
  3427. }
  3428. static int
  3429. qeth_stop(struct net_device *dev)
  3430. {
  3431. struct qeth_card *card;
  3432. QETH_DBF_TEXT(trace, 4, "qethstop");
  3433. card = (struct qeth_card *) dev->priv;
  3434. netif_tx_disable(dev);
  3435. card->dev->flags &= ~IFF_UP;
  3436. if (card->state == CARD_STATE_UP)
  3437. card->state = CARD_STATE_SOFTSETUP;
  3438. return 0;
  3439. }
  3440. static inline int
  3441. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3442. {
  3443. int cast_type = RTN_UNSPEC;
  3444. if (card->info.type == QETH_CARD_TYPE_OSN)
  3445. return cast_type;
  3446. if (skb->dst && skb->dst->neighbour){
  3447. cast_type = skb->dst->neighbour->type;
  3448. if ((cast_type == RTN_BROADCAST) ||
  3449. (cast_type == RTN_MULTICAST) ||
  3450. (cast_type == RTN_ANYCAST))
  3451. return cast_type;
  3452. else
  3453. return RTN_UNSPEC;
  3454. }
  3455. /* try something else */
  3456. if (skb->protocol == ETH_P_IPV6)
  3457. return (skb->nh.raw[24] == 0xff) ? RTN_MULTICAST : 0;
  3458. else if (skb->protocol == ETH_P_IP)
  3459. return ((skb->nh.raw[16] & 0xf0) == 0xe0) ? RTN_MULTICAST : 0;
  3460. /* ... */
  3461. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3462. return RTN_BROADCAST;
  3463. else {
  3464. u16 hdr_mac;
  3465. hdr_mac = *((u16 *)skb->data);
  3466. /* tr multicast? */
  3467. switch (card->info.link_type) {
  3468. case QETH_LINK_TYPE_HSTR:
  3469. case QETH_LINK_TYPE_LANE_TR:
  3470. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3471. (hdr_mac == QETH_TR_MAC_C))
  3472. return RTN_MULTICAST;
  3473. break;
  3474. /* eth or so multicast? */
  3475. default:
  3476. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3477. (hdr_mac == QETH_ETH_MAC_V6))
  3478. return RTN_MULTICAST;
  3479. }
  3480. }
  3481. return cast_type;
  3482. }
  3483. static inline int
  3484. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3485. int ipv, int cast_type)
  3486. {
  3487. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3488. return card->qdio.default_out_queue;
  3489. switch (card->qdio.no_out_queues) {
  3490. case 4:
  3491. if (cast_type && card->info.is_multicast_different)
  3492. return card->info.is_multicast_different &
  3493. (card->qdio.no_out_queues - 1);
  3494. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3495. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3496. if (skb->nh.iph->tos & IP_TOS_NOTIMPORTANT)
  3497. return 3;
  3498. if (skb->nh.iph->tos & IP_TOS_HIGHRELIABILITY)
  3499. return 2;
  3500. if (skb->nh.iph->tos & IP_TOS_HIGHTHROUGHPUT)
  3501. return 1;
  3502. if (skb->nh.iph->tos & IP_TOS_LOWDELAY)
  3503. return 0;
  3504. }
  3505. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3506. return 3 - (skb->nh.iph->tos >> 6);
  3507. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3508. /* TODO: IPv6!!! */
  3509. }
  3510. return card->qdio.default_out_queue;
  3511. case 1: /* fallthrough for single-out-queue 1920-device */
  3512. default:
  3513. return card->qdio.default_out_queue;
  3514. }
  3515. }
  3516. static inline int
  3517. qeth_get_ip_version(struct sk_buff *skb)
  3518. {
  3519. switch (skb->protocol) {
  3520. case ETH_P_IPV6:
  3521. return 6;
  3522. case ETH_P_IP:
  3523. return 4;
  3524. default:
  3525. return 0;
  3526. }
  3527. }
  3528. static inline int
  3529. qeth_prepare_skb(struct qeth_card *card, struct sk_buff **skb,
  3530. struct qeth_hdr **hdr, int ipv)
  3531. {
  3532. int rc = 0;
  3533. #ifdef CONFIG_QETH_VLAN
  3534. u16 *tag;
  3535. #endif
  3536. QETH_DBF_TEXT(trace, 6, "prepskb");
  3537. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3538. *hdr = (struct qeth_hdr *)(*skb)->data;
  3539. return rc;
  3540. }
  3541. rc = qeth_realloc_headroom(card, skb, sizeof(struct qeth_hdr));
  3542. if (rc)
  3543. return rc;
  3544. #ifdef CONFIG_QETH_VLAN
  3545. if (card->vlangrp && vlan_tx_tag_present(*skb) &&
  3546. ((ipv == 6) || card->options.layer2) ) {
  3547. /*
  3548. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3549. * to the beginning of the new header. We are using three
  3550. * memcpys instead of one memmove to save cycles.
  3551. */
  3552. skb_push(*skb, VLAN_HLEN);
  3553. memcpy((*skb)->data, (*skb)->data + 4, 4);
  3554. memcpy((*skb)->data + 4, (*skb)->data + 8, 4);
  3555. memcpy((*skb)->data + 8, (*skb)->data + 12, 4);
  3556. tag = (u16 *)((*skb)->data + 12);
  3557. /*
  3558. * first two bytes = ETH_P_8021Q (0x8100)
  3559. * second two bytes = VLANID
  3560. */
  3561. *tag = __constant_htons(ETH_P_8021Q);
  3562. *(tag + 1) = htons(vlan_tx_tag_get(*skb));
  3563. }
  3564. #endif
  3565. *hdr = (struct qeth_hdr *)
  3566. qeth_push_skb(card, skb, sizeof(struct qeth_hdr));
  3567. if (*hdr == NULL)
  3568. return -EINVAL;
  3569. return 0;
  3570. }
  3571. static inline u8
  3572. qeth_get_qeth_hdr_flags4(int cast_type)
  3573. {
  3574. if (cast_type == RTN_MULTICAST)
  3575. return QETH_CAST_MULTICAST;
  3576. if (cast_type == RTN_BROADCAST)
  3577. return QETH_CAST_BROADCAST;
  3578. return QETH_CAST_UNICAST;
  3579. }
  3580. static inline u8
  3581. qeth_get_qeth_hdr_flags6(int cast_type)
  3582. {
  3583. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3584. if (cast_type == RTN_MULTICAST)
  3585. return ct | QETH_CAST_MULTICAST;
  3586. if (cast_type == RTN_ANYCAST)
  3587. return ct | QETH_CAST_ANYCAST;
  3588. if (cast_type == RTN_BROADCAST)
  3589. return ct | QETH_CAST_BROADCAST;
  3590. return ct | QETH_CAST_UNICAST;
  3591. }
  3592. static inline void
  3593. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3594. struct sk_buff *skb)
  3595. {
  3596. __u16 hdr_mac;
  3597. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3598. skb->dev->broadcast,6)) { /* broadcast? */
  3599. *(__u32 *)hdr->hdr.l2.flags |=
  3600. QETH_LAYER2_FLAG_BROADCAST << 8;
  3601. return;
  3602. }
  3603. hdr_mac=*((__u16*)skb->data);
  3604. /* tr multicast? */
  3605. switch (card->info.link_type) {
  3606. case QETH_LINK_TYPE_HSTR:
  3607. case QETH_LINK_TYPE_LANE_TR:
  3608. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3609. (hdr_mac == QETH_TR_MAC_C) )
  3610. *(__u32 *)hdr->hdr.l2.flags |=
  3611. QETH_LAYER2_FLAG_MULTICAST << 8;
  3612. else
  3613. *(__u32 *)hdr->hdr.l2.flags |=
  3614. QETH_LAYER2_FLAG_UNICAST << 8;
  3615. break;
  3616. /* eth or so multicast? */
  3617. default:
  3618. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3619. (hdr_mac==QETH_ETH_MAC_V6) )
  3620. *(__u32 *)hdr->hdr.l2.flags |=
  3621. QETH_LAYER2_FLAG_MULTICAST << 8;
  3622. else
  3623. *(__u32 *)hdr->hdr.l2.flags |=
  3624. QETH_LAYER2_FLAG_UNICAST << 8;
  3625. }
  3626. }
  3627. static inline void
  3628. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3629. struct sk_buff *skb, int cast_type)
  3630. {
  3631. memset(hdr, 0, sizeof(struct qeth_hdr));
  3632. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3633. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3634. if (cast_type==RTN_MULTICAST)
  3635. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3636. else if (cast_type==RTN_BROADCAST)
  3637. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3638. else
  3639. qeth_layer2_get_packet_type(card, hdr, skb);
  3640. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3641. #ifdef CONFIG_QETH_VLAN
  3642. /* VSWITCH relies on the VLAN
  3643. * information to be present in
  3644. * the QDIO header */
  3645. if ((card->vlangrp != NULL) &&
  3646. vlan_tx_tag_present(skb)) {
  3647. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3648. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3649. }
  3650. #endif
  3651. }
  3652. void
  3653. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3654. struct sk_buff *skb, int ipv, int cast_type)
  3655. {
  3656. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3657. memset(hdr, 0, sizeof(struct qeth_hdr));
  3658. if (card->options.layer2) {
  3659. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3660. return;
  3661. }
  3662. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3663. hdr->hdr.l3.ext_flags = 0;
  3664. #ifdef CONFIG_QETH_VLAN
  3665. /*
  3666. * before we're going to overwrite this location with next hop ip.
  3667. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3668. */
  3669. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3670. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3671. QETH_HDR_EXT_VLAN_FRAME :
  3672. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3673. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3674. }
  3675. #endif /* CONFIG_QETH_VLAN */
  3676. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3677. if (ipv == 4) { /* IPv4 */
  3678. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3679. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3680. if ((skb->dst) && (skb->dst->neighbour)) {
  3681. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3682. *((u32 *) skb->dst->neighbour->primary_key);
  3683. } else {
  3684. /* fill in destination address used in ip header */
  3685. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) = skb->nh.iph->daddr;
  3686. }
  3687. } else if (ipv == 6) { /* IPv6 or passthru */
  3688. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3689. if ((skb->dst) && (skb->dst->neighbour)) {
  3690. memcpy(hdr->hdr.l3.dest_addr,
  3691. skb->dst->neighbour->primary_key, 16);
  3692. } else {
  3693. /* fill in destination address used in ip header */
  3694. memcpy(hdr->hdr.l3.dest_addr, &skb->nh.ipv6h->daddr, 16);
  3695. }
  3696. } else { /* passthrough */
  3697. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3698. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3699. sizeof(__u16), skb->dev->broadcast, 6)) {
  3700. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3701. QETH_HDR_PASSTHRU;
  3702. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3703. skb->dev->broadcast, 6)) { /* broadcast? */
  3704. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3705. QETH_HDR_PASSTHRU;
  3706. } else {
  3707. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3708. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3709. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3710. }
  3711. }
  3712. }
  3713. static inline void
  3714. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3715. int is_tso, int *next_element_to_fill)
  3716. {
  3717. int length = skb->len;
  3718. int length_here;
  3719. int element;
  3720. char *data;
  3721. int first_lap ;
  3722. element = *next_element_to_fill;
  3723. data = skb->data;
  3724. first_lap = (is_tso == 0 ? 1 : 0);
  3725. while (length > 0) {
  3726. /* length_here is the remaining amount of data in this page */
  3727. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3728. if (length < length_here)
  3729. length_here = length;
  3730. buffer->element[element].addr = data;
  3731. buffer->element[element].length = length_here;
  3732. length -= length_here;
  3733. if (!length) {
  3734. if (first_lap)
  3735. buffer->element[element].flags = 0;
  3736. else
  3737. buffer->element[element].flags =
  3738. SBAL_FLAGS_LAST_FRAG;
  3739. } else {
  3740. if (first_lap)
  3741. buffer->element[element].flags =
  3742. SBAL_FLAGS_FIRST_FRAG;
  3743. else
  3744. buffer->element[element].flags =
  3745. SBAL_FLAGS_MIDDLE_FRAG;
  3746. }
  3747. data += length_here;
  3748. element++;
  3749. first_lap = 0;
  3750. }
  3751. *next_element_to_fill = element;
  3752. }
  3753. static inline int
  3754. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3755. struct qeth_qdio_out_buffer *buf,
  3756. struct sk_buff *skb)
  3757. {
  3758. struct qdio_buffer *buffer;
  3759. struct qeth_hdr_tso *hdr;
  3760. int flush_cnt = 0, hdr_len, large_send = 0;
  3761. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3762. buffer = buf->buffer;
  3763. atomic_inc(&skb->users);
  3764. skb_queue_tail(&buf->skb_list, skb);
  3765. hdr = (struct qeth_hdr_tso *) skb->data;
  3766. /*check first on TSO ....*/
  3767. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3768. int element = buf->next_element_to_fill;
  3769. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3770. /*fill first buffer entry only with header information */
  3771. buffer->element[element].addr = skb->data;
  3772. buffer->element[element].length = hdr_len;
  3773. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3774. buf->next_element_to_fill++;
  3775. skb->data += hdr_len;
  3776. skb->len -= hdr_len;
  3777. large_send = 1;
  3778. }
  3779. if (skb_shinfo(skb)->nr_frags == 0)
  3780. __qeth_fill_buffer(skb, buffer, large_send,
  3781. (int *)&buf->next_element_to_fill);
  3782. else
  3783. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3784. (int *)&buf->next_element_to_fill);
  3785. if (!queue->do_pack) {
  3786. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3787. /* set state to PRIMED -> will be flushed */
  3788. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3789. flush_cnt = 1;
  3790. } else {
  3791. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3792. #ifdef CONFIG_QETH_PERF_STATS
  3793. queue->card->perf_stats.skbs_sent_pack++;
  3794. #endif
  3795. if (buf->next_element_to_fill >=
  3796. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3797. /*
  3798. * packed buffer if full -> set state PRIMED
  3799. * -> will be flushed
  3800. */
  3801. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3802. flush_cnt = 1;
  3803. }
  3804. }
  3805. return flush_cnt;
  3806. }
  3807. static inline int
  3808. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3809. struct sk_buff *skb, struct qeth_hdr *hdr,
  3810. int elements_needed,
  3811. struct qeth_eddp_context *ctx)
  3812. {
  3813. struct qeth_qdio_out_buffer *buffer;
  3814. int buffers_needed = 0;
  3815. int flush_cnt = 0;
  3816. int index;
  3817. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3818. /* spin until we get the queue ... */
  3819. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3820. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3821. /* ... now we've got the queue */
  3822. index = queue->next_buf_to_fill;
  3823. buffer = &queue->bufs[queue->next_buf_to_fill];
  3824. /*
  3825. * check if buffer is empty to make sure that we do not 'overtake'
  3826. * ourselves and try to fill a buffer that is already primed
  3827. */
  3828. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3829. card->stats.tx_dropped++;
  3830. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3831. return -EBUSY;
  3832. }
  3833. if (ctx == NULL)
  3834. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3835. QDIO_MAX_BUFFERS_PER_Q;
  3836. else {
  3837. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3838. if (buffers_needed < 0) {
  3839. card->stats.tx_dropped++;
  3840. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3841. return -EBUSY;
  3842. }
  3843. queue->next_buf_to_fill =
  3844. (queue->next_buf_to_fill + buffers_needed) %
  3845. QDIO_MAX_BUFFERS_PER_Q;
  3846. }
  3847. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3848. if (ctx == NULL) {
  3849. qeth_fill_buffer(queue, buffer, skb);
  3850. qeth_flush_buffers(queue, 0, index, 1);
  3851. } else {
  3852. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3853. WARN_ON(buffers_needed != flush_cnt);
  3854. qeth_flush_buffers(queue, 0, index, flush_cnt);
  3855. }
  3856. return 0;
  3857. }
  3858. static inline int
  3859. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3860. struct sk_buff *skb, struct qeth_hdr *hdr,
  3861. int elements_needed, struct qeth_eddp_context *ctx)
  3862. {
  3863. struct qeth_qdio_out_buffer *buffer;
  3864. int start_index;
  3865. int flush_count = 0;
  3866. int do_pack = 0;
  3867. int tmp;
  3868. int rc = 0;
  3869. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  3870. /* spin until we get the queue ... */
  3871. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3872. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3873. start_index = queue->next_buf_to_fill;
  3874. buffer = &queue->bufs[queue->next_buf_to_fill];
  3875. /*
  3876. * check if buffer is empty to make sure that we do not 'overtake'
  3877. * ourselves and try to fill a buffer that is already primed
  3878. */
  3879. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY){
  3880. card->stats.tx_dropped++;
  3881. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3882. return -EBUSY;
  3883. }
  3884. /* check if we need to switch packing state of this queue */
  3885. qeth_switch_to_packing_if_needed(queue);
  3886. if (queue->do_pack){
  3887. do_pack = 1;
  3888. if (ctx == NULL) {
  3889. /* does packet fit in current buffer? */
  3890. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  3891. buffer->next_element_to_fill) < elements_needed){
  3892. /* ... no -> set state PRIMED */
  3893. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  3894. flush_count++;
  3895. queue->next_buf_to_fill =
  3896. (queue->next_buf_to_fill + 1) %
  3897. QDIO_MAX_BUFFERS_PER_Q;
  3898. buffer = &queue->bufs[queue->next_buf_to_fill];
  3899. /* we did a step forward, so check buffer state
  3900. * again */
  3901. if (atomic_read(&buffer->state) !=
  3902. QETH_QDIO_BUF_EMPTY){
  3903. card->stats.tx_dropped++;
  3904. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3905. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3906. return -EBUSY;
  3907. }
  3908. }
  3909. } else {
  3910. /* check if we have enough elements (including following
  3911. * free buffers) to handle eddp context */
  3912. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  3913. printk("eddp tx_dropped 1\n");
  3914. card->stats.tx_dropped++;
  3915. rc = -EBUSY;
  3916. goto out;
  3917. }
  3918. }
  3919. }
  3920. if (ctx == NULL)
  3921. tmp = qeth_fill_buffer(queue, buffer, skb);
  3922. else {
  3923. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  3924. if (tmp < 0) {
  3925. printk("eddp tx_dropped 2\n");
  3926. card->stats.tx_dropped++;
  3927. rc = - EBUSY;
  3928. goto out;
  3929. }
  3930. }
  3931. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3932. QDIO_MAX_BUFFERS_PER_Q;
  3933. flush_count += tmp;
  3934. out:
  3935. if (flush_count)
  3936. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3937. else if (!atomic_read(&queue->set_pci_flags_count))
  3938. atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3939. /*
  3940. * queue->state will go from LOCKED -> UNLOCKED or from
  3941. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3942. * (switch packing state or flush buffer to get another pci flag out).
  3943. * In that case we will enter this loop
  3944. */
  3945. while (atomic_dec_return(&queue->state)){
  3946. flush_count = 0;
  3947. start_index = queue->next_buf_to_fill;
  3948. /* check if we can go back to non-packing state */
  3949. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3950. /*
  3951. * check if we need to flush a packing buffer to get a pci
  3952. * flag out on the queue
  3953. */
  3954. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3955. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3956. if (flush_count)
  3957. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3958. }
  3959. /* at this point the queue is UNLOCKED again */
  3960. #ifdef CONFIG_QETH_PERF_STATS
  3961. if (do_pack)
  3962. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3963. #endif /* CONFIG_QETH_PERF_STATS */
  3964. return rc;
  3965. }
  3966. static inline int
  3967. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3968. struct sk_buff *skb, int elems)
  3969. {
  3970. int elements_needed = 0;
  3971. if (skb_shinfo(skb)->nr_frags > 0) {
  3972. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  3973. }
  3974. if (elements_needed == 0 )
  3975. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  3976. + skb->len) >> PAGE_SHIFT);
  3977. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  3978. PRINT_ERR("qeth_do_send_packet: invalid size of "
  3979. "IP packet (Number=%d / Length=%d). Discarded.\n",
  3980. (elements_needed+elems), skb->len);
  3981. return 0;
  3982. }
  3983. return elements_needed;
  3984. }
  3985. static inline int
  3986. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  3987. {
  3988. int ipv = 0;
  3989. int cast_type;
  3990. struct qeth_qdio_out_q *queue;
  3991. struct qeth_hdr *hdr = NULL;
  3992. int elements_needed = 0;
  3993. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  3994. struct qeth_eddp_context *ctx = NULL;
  3995. int tx_bytes = skb->len;
  3996. #ifdef CONFIG_QETH_PERF_STATS
  3997. unsigned short nr_frags = skb_shinfo(skb)->nr_frags;
  3998. unsigned short tso_size = skb_shinfo(skb)->gso_size;
  3999. #endif
  4000. int rc;
  4001. QETH_DBF_TEXT(trace, 6, "sendpkt");
  4002. if (!card->options.layer2) {
  4003. ipv = qeth_get_ip_version(skb);
  4004. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  4005. if ((skb = qeth_pskb_unshare(skb,GFP_ATOMIC)) == NULL) {
  4006. card->stats.tx_dropped++;
  4007. dev_kfree_skb_irq(skb);
  4008. return 0;
  4009. }
  4010. if(card->dev->type == ARPHRD_IEEE802_TR){
  4011. skb_pull(skb, QETH_FAKE_LL_LEN_TR);
  4012. } else {
  4013. skb_pull(skb, QETH_FAKE_LL_LEN_ETH);
  4014. }
  4015. }
  4016. }
  4017. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  4018. (skb->protocol == htons(ETH_P_IPV6))) {
  4019. dev_kfree_skb_any(skb);
  4020. return 0;
  4021. }
  4022. cast_type = qeth_get_cast_type(card, skb);
  4023. if ((cast_type == RTN_BROADCAST) &&
  4024. (card->info.broadcast_capable == 0)){
  4025. card->stats.tx_dropped++;
  4026. card->stats.tx_errors++;
  4027. dev_kfree_skb_any(skb);
  4028. return NETDEV_TX_OK;
  4029. }
  4030. queue = card->qdio.out_qs
  4031. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  4032. if (skb_is_gso(skb))
  4033. large_send = card->options.large_send;
  4034. /*are we able to do TSO ? If so ,prepare and send it from here */
  4035. if ((large_send == QETH_LARGE_SEND_TSO) &&
  4036. (cast_type == RTN_UNSPEC)) {
  4037. rc = qeth_tso_prepare_packet(card, skb, ipv, cast_type);
  4038. if (rc) {
  4039. card->stats.tx_dropped++;
  4040. card->stats.tx_errors++;
  4041. dev_kfree_skb_any(skb);
  4042. return NETDEV_TX_OK;
  4043. }
  4044. elements_needed++;
  4045. } else {
  4046. if ((rc = qeth_prepare_skb(card, &skb, &hdr, ipv))) {
  4047. QETH_DBF_TEXT_(trace, 4, "pskbe%d", rc);
  4048. return rc;
  4049. }
  4050. if (card->info.type != QETH_CARD_TYPE_OSN)
  4051. qeth_fill_header(card, hdr, skb, ipv, cast_type);
  4052. }
  4053. if (large_send == QETH_LARGE_SEND_EDDP) {
  4054. ctx = qeth_eddp_create_context(card, skb, hdr);
  4055. if (ctx == NULL) {
  4056. PRINT_WARN("could not create eddp context\n");
  4057. return -EINVAL;
  4058. }
  4059. } else {
  4060. int elems = qeth_get_elements_no(card,(void*) hdr, skb,
  4061. elements_needed);
  4062. if (!elems)
  4063. return -EINVAL;
  4064. elements_needed += elems;
  4065. }
  4066. if (card->info.type != QETH_CARD_TYPE_IQD)
  4067. rc = qeth_do_send_packet(card, queue, skb, hdr,
  4068. elements_needed, ctx);
  4069. else
  4070. rc = qeth_do_send_packet_fast(card, queue, skb, hdr,
  4071. elements_needed, ctx);
  4072. if (!rc){
  4073. card->stats.tx_packets++;
  4074. card->stats.tx_bytes += tx_bytes;
  4075. #ifdef CONFIG_QETH_PERF_STATS
  4076. if (tso_size &&
  4077. !(large_send == QETH_LARGE_SEND_NO)) {
  4078. card->perf_stats.large_send_bytes += tx_bytes;
  4079. card->perf_stats.large_send_cnt++;
  4080. }
  4081. if (nr_frags > 0){
  4082. card->perf_stats.sg_skbs_sent++;
  4083. /* nr_frags + skb->data */
  4084. card->perf_stats.sg_frags_sent +=
  4085. nr_frags + 1;
  4086. }
  4087. #endif /* CONFIG_QETH_PERF_STATS */
  4088. }
  4089. if (ctx != NULL) {
  4090. /* drop creator's reference */
  4091. qeth_eddp_put_context(ctx);
  4092. /* free skb; it's not referenced by a buffer */
  4093. if (rc == 0)
  4094. dev_kfree_skb_any(skb);
  4095. }
  4096. return rc;
  4097. }
  4098. static int
  4099. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4100. {
  4101. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4102. int rc = 0;
  4103. switch(regnum){
  4104. case MII_BMCR: /* Basic mode control register */
  4105. rc = BMCR_FULLDPLX;
  4106. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4107. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4108. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4109. rc |= BMCR_SPEED100;
  4110. break;
  4111. case MII_BMSR: /* Basic mode status register */
  4112. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4113. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4114. BMSR_100BASE4;
  4115. break;
  4116. case MII_PHYSID1: /* PHYS ID 1 */
  4117. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4118. dev->dev_addr[2];
  4119. rc = (rc >> 5) & 0xFFFF;
  4120. break;
  4121. case MII_PHYSID2: /* PHYS ID 2 */
  4122. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4123. break;
  4124. case MII_ADVERTISE: /* Advertisement control reg */
  4125. rc = ADVERTISE_ALL;
  4126. break;
  4127. case MII_LPA: /* Link partner ability reg */
  4128. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4129. LPA_100BASE4 | LPA_LPACK;
  4130. break;
  4131. case MII_EXPANSION: /* Expansion register */
  4132. break;
  4133. case MII_DCOUNTER: /* disconnect counter */
  4134. break;
  4135. case MII_FCSCOUNTER: /* false carrier counter */
  4136. break;
  4137. case MII_NWAYTEST: /* N-way auto-neg test register */
  4138. break;
  4139. case MII_RERRCOUNTER: /* rx error counter */
  4140. rc = card->stats.rx_errors;
  4141. break;
  4142. case MII_SREVISION: /* silicon revision */
  4143. break;
  4144. case MII_RESV1: /* reserved 1 */
  4145. break;
  4146. case MII_LBRERROR: /* loopback, rx, bypass error */
  4147. break;
  4148. case MII_PHYADDR: /* physical address */
  4149. break;
  4150. case MII_RESV2: /* reserved 2 */
  4151. break;
  4152. case MII_TPISTATUS: /* TPI status for 10mbps */
  4153. break;
  4154. case MII_NCONFIG: /* network interface config */
  4155. break;
  4156. default:
  4157. break;
  4158. }
  4159. return rc;
  4160. }
  4161. static inline const char *
  4162. qeth_arp_get_error_cause(int *rc)
  4163. {
  4164. switch (*rc) {
  4165. case QETH_IPA_ARP_RC_FAILED:
  4166. *rc = -EIO;
  4167. return "operation failed";
  4168. case QETH_IPA_ARP_RC_NOTSUPP:
  4169. *rc = -EOPNOTSUPP;
  4170. return "operation not supported";
  4171. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4172. *rc = -EINVAL;
  4173. return "argument out of range";
  4174. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4175. *rc = -EOPNOTSUPP;
  4176. return "query operation not supported";
  4177. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4178. *rc = -ENOENT;
  4179. return "no query data available";
  4180. default:
  4181. return "unknown error";
  4182. }
  4183. }
  4184. static int
  4185. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4186. __u16, long);
  4187. static int
  4188. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4189. {
  4190. int tmp;
  4191. int rc;
  4192. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4193. /*
  4194. * currently GuestLAN only supports the ARP assist function
  4195. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4196. * thus we say EOPNOTSUPP for this ARP function
  4197. */
  4198. if (card->info.guestlan)
  4199. return -EOPNOTSUPP;
  4200. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4201. PRINT_WARN("ARP processing not supported "
  4202. "on %s!\n", QETH_CARD_IFNAME(card));
  4203. return -EOPNOTSUPP;
  4204. }
  4205. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4206. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4207. no_entries);
  4208. if (rc) {
  4209. tmp = rc;
  4210. PRINT_WARN("Could not set number of ARP entries on %s: "
  4211. "%s (0x%x/%d)\n",
  4212. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4213. tmp, tmp);
  4214. }
  4215. return rc;
  4216. }
  4217. static inline void
  4218. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4219. struct qeth_arp_query_data *qdata,
  4220. int entry_size, int uentry_size)
  4221. {
  4222. char *entry_ptr;
  4223. char *uentry_ptr;
  4224. int i;
  4225. entry_ptr = (char *)&qdata->data;
  4226. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4227. for (i = 0; i < qdata->no_entries; ++i){
  4228. /* strip off 32 bytes "media specific information" */
  4229. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4230. entry_ptr += entry_size;
  4231. uentry_ptr += uentry_size;
  4232. }
  4233. }
  4234. static int
  4235. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4236. unsigned long data)
  4237. {
  4238. struct qeth_ipa_cmd *cmd;
  4239. struct qeth_arp_query_data *qdata;
  4240. struct qeth_arp_query_info *qinfo;
  4241. int entry_size;
  4242. int uentry_size;
  4243. int i;
  4244. QETH_DBF_TEXT(trace,4,"arpquecb");
  4245. qinfo = (struct qeth_arp_query_info *) reply->param;
  4246. cmd = (struct qeth_ipa_cmd *) data;
  4247. if (cmd->hdr.return_code) {
  4248. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4249. return 0;
  4250. }
  4251. if (cmd->data.setassparms.hdr.return_code) {
  4252. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4253. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4254. return 0;
  4255. }
  4256. qdata = &cmd->data.setassparms.data.query_arp;
  4257. switch(qdata->reply_bits){
  4258. case 5:
  4259. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4260. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4261. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4262. break;
  4263. case 7:
  4264. /* fall through to default */
  4265. default:
  4266. /* tr is the same as eth -> entry7 */
  4267. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4268. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4269. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4270. break;
  4271. }
  4272. /* check if there is enough room in userspace */
  4273. if ((qinfo->udata_len - qinfo->udata_offset) <
  4274. qdata->no_entries * uentry_size){
  4275. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4276. cmd->hdr.return_code = -ENOMEM;
  4277. PRINT_WARN("query ARP user space buffer is too small for "
  4278. "the returned number of ARP entries. "
  4279. "Aborting query!\n");
  4280. goto out_error;
  4281. }
  4282. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4283. cmd->data.setassparms.hdr.number_of_replies);
  4284. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4285. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4286. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4287. /* strip off "media specific information" */
  4288. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4289. uentry_size);
  4290. } else
  4291. /*copy entries to user buffer*/
  4292. memcpy(qinfo->udata + qinfo->udata_offset,
  4293. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4294. qinfo->no_entries += qdata->no_entries;
  4295. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4296. /* check if all replies received ... */
  4297. if (cmd->data.setassparms.hdr.seq_no <
  4298. cmd->data.setassparms.hdr.number_of_replies)
  4299. return 1;
  4300. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4301. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4302. * stripped entries from normal ones */
  4303. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4304. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4305. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4306. return 0;
  4307. out_error:
  4308. i = 0;
  4309. memcpy(qinfo->udata, &i, 4);
  4310. return 0;
  4311. }
  4312. static int
  4313. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4314. int len, int (*reply_cb)(struct qeth_card *,
  4315. struct qeth_reply *,
  4316. unsigned long),
  4317. void *reply_param)
  4318. {
  4319. QETH_DBF_TEXT(trace,4,"sendarp");
  4320. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4321. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4322. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4323. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4324. reply_cb, reply_param);
  4325. }
  4326. static int
  4327. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4328. int len, int (*reply_cb)(struct qeth_card *,
  4329. struct qeth_reply *,
  4330. unsigned long),
  4331. void *reply_param)
  4332. {
  4333. u16 s1, s2;
  4334. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4335. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4336. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4337. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4338. /* adjust PDU length fields in IPA_PDU_HEADER */
  4339. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4340. s2 = (u32) len;
  4341. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4342. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4343. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4344. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4345. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4346. reply_cb, reply_param);
  4347. }
  4348. static struct qeth_cmd_buffer *
  4349. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4350. __u16, __u16, enum qeth_prot_versions);
  4351. static int
  4352. qeth_arp_query(struct qeth_card *card, char __user *udata)
  4353. {
  4354. struct qeth_cmd_buffer *iob;
  4355. struct qeth_arp_query_info qinfo = {0, };
  4356. int tmp;
  4357. int rc;
  4358. QETH_DBF_TEXT(trace,3,"arpquery");
  4359. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4360. IPA_ARP_PROCESSING)) {
  4361. PRINT_WARN("ARP processing not supported "
  4362. "on %s!\n", QETH_CARD_IFNAME(card));
  4363. return -EOPNOTSUPP;
  4364. }
  4365. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4366. if (copy_from_user(&qinfo, udata, 6))
  4367. return -EFAULT;
  4368. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL)))
  4369. return -ENOMEM;
  4370. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4371. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4372. IPA_CMD_ASS_ARP_QUERY_INFO,
  4373. sizeof(int),QETH_PROT_IPV4);
  4374. rc = qeth_send_ipa_arp_cmd(card, iob,
  4375. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4376. qeth_arp_query_cb, (void *)&qinfo);
  4377. if (rc) {
  4378. tmp = rc;
  4379. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4380. "(0x%x/%d)\n",
  4381. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4382. tmp, tmp);
  4383. copy_to_user(udata, qinfo.udata, 4);
  4384. } else {
  4385. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4386. }
  4387. kfree(qinfo.udata);
  4388. return rc;
  4389. }
  4390. /**
  4391. * SNMP command callback
  4392. */
  4393. static int
  4394. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4395. unsigned long sdata)
  4396. {
  4397. struct qeth_ipa_cmd *cmd;
  4398. struct qeth_arp_query_info *qinfo;
  4399. struct qeth_snmp_cmd *snmp;
  4400. unsigned char *data;
  4401. __u16 data_len;
  4402. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4403. cmd = (struct qeth_ipa_cmd *) sdata;
  4404. data = (unsigned char *)((char *)cmd - reply->offset);
  4405. qinfo = (struct qeth_arp_query_info *) reply->param;
  4406. snmp = &cmd->data.setadapterparms.data.snmp;
  4407. if (cmd->hdr.return_code) {
  4408. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4409. return 0;
  4410. }
  4411. if (cmd->data.setadapterparms.hdr.return_code) {
  4412. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4413. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4414. return 0;
  4415. }
  4416. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4417. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4418. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4419. else
  4420. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4421. /* check if there is enough room in userspace */
  4422. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4423. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4424. cmd->hdr.return_code = -ENOMEM;
  4425. return 0;
  4426. }
  4427. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4428. cmd->data.setadapterparms.hdr.used_total);
  4429. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4430. /*copy entries to user buffer*/
  4431. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4432. memcpy(qinfo->udata + qinfo->udata_offset,
  4433. (char *)snmp,
  4434. data_len + offsetof(struct qeth_snmp_cmd,data));
  4435. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4436. } else {
  4437. memcpy(qinfo->udata + qinfo->udata_offset,
  4438. (char *)&snmp->request, data_len);
  4439. }
  4440. qinfo->udata_offset += data_len;
  4441. /* check if all replies received ... */
  4442. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4443. cmd->data.setadapterparms.hdr.used_total);
  4444. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4445. cmd->data.setadapterparms.hdr.seq_no);
  4446. if (cmd->data.setadapterparms.hdr.seq_no <
  4447. cmd->data.setadapterparms.hdr.used_total)
  4448. return 1;
  4449. return 0;
  4450. }
  4451. static struct qeth_cmd_buffer *
  4452. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4453. enum qeth_prot_versions );
  4454. static struct qeth_cmd_buffer *
  4455. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4456. {
  4457. struct qeth_cmd_buffer *iob;
  4458. struct qeth_ipa_cmd *cmd;
  4459. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4460. QETH_PROT_IPV4);
  4461. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4462. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4463. cmd->data.setadapterparms.hdr.command_code = command;
  4464. cmd->data.setadapterparms.hdr.used_total = 1;
  4465. cmd->data.setadapterparms.hdr.seq_no = 1;
  4466. return iob;
  4467. }
  4468. /**
  4469. * function to send SNMP commands to OSA-E card
  4470. */
  4471. static int
  4472. qeth_snmp_command(struct qeth_card *card, char __user *udata)
  4473. {
  4474. struct qeth_cmd_buffer *iob;
  4475. struct qeth_ipa_cmd *cmd;
  4476. struct qeth_snmp_ureq *ureq;
  4477. int req_len;
  4478. struct qeth_arp_query_info qinfo = {0, };
  4479. int rc = 0;
  4480. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4481. if (card->info.guestlan)
  4482. return -EOPNOTSUPP;
  4483. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4484. (!card->options.layer2) ) {
  4485. PRINT_WARN("SNMP Query MIBS not supported "
  4486. "on %s!\n", QETH_CARD_IFNAME(card));
  4487. return -EOPNOTSUPP;
  4488. }
  4489. /* skip 4 bytes (data_len struct member) to get req_len */
  4490. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4491. return -EFAULT;
  4492. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4493. if (!ureq) {
  4494. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4495. return -ENOMEM;
  4496. }
  4497. if (copy_from_user(ureq, udata,
  4498. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4499. kfree(ureq);
  4500. return -EFAULT;
  4501. }
  4502. qinfo.udata_len = ureq->hdr.data_len;
  4503. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL))){
  4504. kfree(ureq);
  4505. return -ENOMEM;
  4506. }
  4507. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4508. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4509. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4510. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4511. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4512. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4513. qeth_snmp_command_cb, (void *)&qinfo);
  4514. if (rc)
  4515. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4516. QETH_CARD_IFNAME(card), rc);
  4517. else
  4518. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4519. kfree(ureq);
  4520. kfree(qinfo.udata);
  4521. return rc;
  4522. }
  4523. static int
  4524. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4525. unsigned long);
  4526. static int
  4527. qeth_default_setadapterparms_cb(struct qeth_card *card,
  4528. struct qeth_reply *reply,
  4529. unsigned long data);
  4530. static int
  4531. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4532. __u16, long,
  4533. int (*reply_cb)
  4534. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4535. void *reply_param);
  4536. static int
  4537. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4538. {
  4539. struct qeth_cmd_buffer *iob;
  4540. char buf[16];
  4541. int tmp;
  4542. int rc;
  4543. QETH_DBF_TEXT(trace,3,"arpadent");
  4544. /*
  4545. * currently GuestLAN only supports the ARP assist function
  4546. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4547. * thus we say EOPNOTSUPP for this ARP function
  4548. */
  4549. if (card->info.guestlan)
  4550. return -EOPNOTSUPP;
  4551. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4552. PRINT_WARN("ARP processing not supported "
  4553. "on %s!\n", QETH_CARD_IFNAME(card));
  4554. return -EOPNOTSUPP;
  4555. }
  4556. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4557. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4558. sizeof(struct qeth_arp_cache_entry),
  4559. QETH_PROT_IPV4);
  4560. rc = qeth_send_setassparms(card, iob,
  4561. sizeof(struct qeth_arp_cache_entry),
  4562. (unsigned long) entry,
  4563. qeth_default_setassparms_cb, NULL);
  4564. if (rc) {
  4565. tmp = rc;
  4566. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4567. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4568. "%s (0x%x/%d)\n",
  4569. buf, QETH_CARD_IFNAME(card),
  4570. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4571. }
  4572. return rc;
  4573. }
  4574. static int
  4575. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4576. {
  4577. struct qeth_cmd_buffer *iob;
  4578. char buf[16] = {0, };
  4579. int tmp;
  4580. int rc;
  4581. QETH_DBF_TEXT(trace,3,"arprment");
  4582. /*
  4583. * currently GuestLAN only supports the ARP assist function
  4584. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4585. * thus we say EOPNOTSUPP for this ARP function
  4586. */
  4587. if (card->info.guestlan)
  4588. return -EOPNOTSUPP;
  4589. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4590. PRINT_WARN("ARP processing not supported "
  4591. "on %s!\n", QETH_CARD_IFNAME(card));
  4592. return -EOPNOTSUPP;
  4593. }
  4594. memcpy(buf, entry, 12);
  4595. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4596. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4597. 12,
  4598. QETH_PROT_IPV4);
  4599. rc = qeth_send_setassparms(card, iob,
  4600. 12, (unsigned long)buf,
  4601. qeth_default_setassparms_cb, NULL);
  4602. if (rc) {
  4603. tmp = rc;
  4604. memset(buf, 0, 16);
  4605. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4606. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4607. "%s (0x%x/%d)\n",
  4608. buf, QETH_CARD_IFNAME(card),
  4609. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4610. }
  4611. return rc;
  4612. }
  4613. static int
  4614. qeth_arp_flush_cache(struct qeth_card *card)
  4615. {
  4616. int rc;
  4617. int tmp;
  4618. QETH_DBF_TEXT(trace,3,"arpflush");
  4619. /*
  4620. * currently GuestLAN only supports the ARP assist function
  4621. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4622. * thus we say EOPNOTSUPP for this ARP function
  4623. */
  4624. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4625. return -EOPNOTSUPP;
  4626. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4627. PRINT_WARN("ARP processing not supported "
  4628. "on %s!\n", QETH_CARD_IFNAME(card));
  4629. return -EOPNOTSUPP;
  4630. }
  4631. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4632. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4633. if (rc){
  4634. tmp = rc;
  4635. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4636. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4637. tmp, tmp);
  4638. }
  4639. return rc;
  4640. }
  4641. static int
  4642. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4643. {
  4644. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4645. struct qeth_arp_cache_entry arp_entry;
  4646. struct mii_ioctl_data *mii_data;
  4647. int rc = 0;
  4648. if (!card)
  4649. return -ENODEV;
  4650. if ((card->state != CARD_STATE_UP) &&
  4651. (card->state != CARD_STATE_SOFTSETUP))
  4652. return -ENODEV;
  4653. if (card->info.type == QETH_CARD_TYPE_OSN)
  4654. return -EPERM;
  4655. switch (cmd){
  4656. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4657. if ( !capable(CAP_NET_ADMIN) ||
  4658. (card->options.layer2) ) {
  4659. rc = -EPERM;
  4660. break;
  4661. }
  4662. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4663. break;
  4664. case SIOC_QETH_ARP_QUERY_INFO:
  4665. if ( !capable(CAP_NET_ADMIN) ||
  4666. (card->options.layer2) ) {
  4667. rc = -EPERM;
  4668. break;
  4669. }
  4670. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4671. break;
  4672. case SIOC_QETH_ARP_ADD_ENTRY:
  4673. if ( !capable(CAP_NET_ADMIN) ||
  4674. (card->options.layer2) ) {
  4675. rc = -EPERM;
  4676. break;
  4677. }
  4678. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4679. sizeof(struct qeth_arp_cache_entry)))
  4680. rc = -EFAULT;
  4681. else
  4682. rc = qeth_arp_add_entry(card, &arp_entry);
  4683. break;
  4684. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4685. if ( !capable(CAP_NET_ADMIN) ||
  4686. (card->options.layer2) ) {
  4687. rc = -EPERM;
  4688. break;
  4689. }
  4690. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4691. sizeof(struct qeth_arp_cache_entry)))
  4692. rc = -EFAULT;
  4693. else
  4694. rc = qeth_arp_remove_entry(card, &arp_entry);
  4695. break;
  4696. case SIOC_QETH_ARP_FLUSH_CACHE:
  4697. if ( !capable(CAP_NET_ADMIN) ||
  4698. (card->options.layer2) ) {
  4699. rc = -EPERM;
  4700. break;
  4701. }
  4702. rc = qeth_arp_flush_cache(card);
  4703. break;
  4704. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4705. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4706. break;
  4707. case SIOC_QETH_GET_CARD_TYPE:
  4708. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4709. !card->info.guestlan)
  4710. return 1;
  4711. return 0;
  4712. break;
  4713. case SIOCGMIIPHY:
  4714. mii_data = if_mii(rq);
  4715. mii_data->phy_id = 0;
  4716. break;
  4717. case SIOCGMIIREG:
  4718. mii_data = if_mii(rq);
  4719. if (mii_data->phy_id != 0)
  4720. rc = -EINVAL;
  4721. else
  4722. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4723. mii_data->reg_num);
  4724. break;
  4725. default:
  4726. rc = -EOPNOTSUPP;
  4727. }
  4728. if (rc)
  4729. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4730. return rc;
  4731. }
  4732. static struct net_device_stats *
  4733. qeth_get_stats(struct net_device *dev)
  4734. {
  4735. struct qeth_card *card;
  4736. card = (struct qeth_card *) (dev->priv);
  4737. QETH_DBF_TEXT(trace,5,"getstat");
  4738. return &card->stats;
  4739. }
  4740. static int
  4741. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4742. {
  4743. struct qeth_card *card;
  4744. char dbf_text[15];
  4745. card = (struct qeth_card *) (dev->priv);
  4746. QETH_DBF_TEXT(trace,4,"chgmtu");
  4747. sprintf(dbf_text, "%8x", new_mtu);
  4748. QETH_DBF_TEXT(trace,4,dbf_text);
  4749. if (new_mtu < 64)
  4750. return -EINVAL;
  4751. if (new_mtu > 65535)
  4752. return -EINVAL;
  4753. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4754. (!qeth_mtu_is_valid(card, new_mtu)))
  4755. return -EINVAL;
  4756. dev->mtu = new_mtu;
  4757. return 0;
  4758. }
  4759. #ifdef CONFIG_QETH_VLAN
  4760. static void
  4761. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4762. {
  4763. struct qeth_card *card;
  4764. unsigned long flags;
  4765. QETH_DBF_TEXT(trace,4,"vlanreg");
  4766. card = (struct qeth_card *) dev->priv;
  4767. spin_lock_irqsave(&card->vlanlock, flags);
  4768. card->vlangrp = grp;
  4769. spin_unlock_irqrestore(&card->vlanlock, flags);
  4770. }
  4771. static inline void
  4772. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4773. unsigned short vid)
  4774. {
  4775. int i;
  4776. struct sk_buff *skb;
  4777. struct sk_buff_head tmp_list;
  4778. skb_queue_head_init(&tmp_list);
  4779. lockdep_set_class(&tmp_list.lock, &qdio_out_skb_queue_key);
  4780. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4781. while ((skb = skb_dequeue(&buf->skb_list))){
  4782. if (vlan_tx_tag_present(skb) &&
  4783. (vlan_tx_tag_get(skb) == vid)) {
  4784. atomic_dec(&skb->users);
  4785. dev_kfree_skb(skb);
  4786. } else
  4787. skb_queue_tail(&tmp_list, skb);
  4788. }
  4789. }
  4790. while ((skb = skb_dequeue(&tmp_list)))
  4791. skb_queue_tail(&buf->skb_list, skb);
  4792. }
  4793. static void
  4794. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4795. {
  4796. int i, j;
  4797. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4798. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4799. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  4800. qeth_free_vlan_buffer(card, &card->qdio.
  4801. out_qs[i]->bufs[j], vid);
  4802. }
  4803. }
  4804. static void
  4805. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  4806. {
  4807. struct in_device *in_dev;
  4808. struct in_ifaddr *ifa;
  4809. struct qeth_ipaddr *addr;
  4810. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  4811. rcu_read_lock();
  4812. in_dev = __in_dev_get_rcu(card->vlangrp->vlan_devices[vid]);
  4813. if (!in_dev)
  4814. goto out;
  4815. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  4816. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4817. if (addr){
  4818. addr->u.a4.addr = ifa->ifa_address;
  4819. addr->u.a4.mask = ifa->ifa_mask;
  4820. addr->type = QETH_IP_TYPE_NORMAL;
  4821. if (!qeth_delete_ip(card, addr))
  4822. kfree(addr);
  4823. }
  4824. }
  4825. out:
  4826. rcu_read_unlock();
  4827. }
  4828. static void
  4829. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  4830. {
  4831. #ifdef CONFIG_QETH_IPV6
  4832. struct inet6_dev *in6_dev;
  4833. struct inet6_ifaddr *ifa;
  4834. struct qeth_ipaddr *addr;
  4835. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  4836. in6_dev = in6_dev_get(card->vlangrp->vlan_devices[vid]);
  4837. if (!in6_dev)
  4838. return;
  4839. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  4840. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4841. if (addr){
  4842. memcpy(&addr->u.a6.addr, &ifa->addr,
  4843. sizeof(struct in6_addr));
  4844. addr->u.a6.pfxlen = ifa->prefix_len;
  4845. addr->type = QETH_IP_TYPE_NORMAL;
  4846. if (!qeth_delete_ip(card, addr))
  4847. kfree(addr);
  4848. }
  4849. }
  4850. in6_dev_put(in6_dev);
  4851. #endif /* CONFIG_QETH_IPV6 */
  4852. }
  4853. static void
  4854. qeth_free_vlan_addresses(struct qeth_card *card, unsigned short vid)
  4855. {
  4856. if (card->options.layer2 || !card->vlangrp)
  4857. return;
  4858. qeth_free_vlan_addresses4(card, vid);
  4859. qeth_free_vlan_addresses6(card, vid);
  4860. }
  4861. static int
  4862. qeth_layer2_send_setdelvlan_cb(struct qeth_card *card,
  4863. struct qeth_reply *reply,
  4864. unsigned long data)
  4865. {
  4866. struct qeth_ipa_cmd *cmd;
  4867. QETH_DBF_TEXT(trace, 2, "L2sdvcb");
  4868. cmd = (struct qeth_ipa_cmd *) data;
  4869. if (cmd->hdr.return_code) {
  4870. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  4871. "Continuing\n",cmd->data.setdelvlan.vlan_id,
  4872. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  4873. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", cmd->hdr.command);
  4874. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  4875. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  4876. }
  4877. return 0;
  4878. }
  4879. static int
  4880. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  4881. enum qeth_ipa_cmds ipacmd)
  4882. {
  4883. struct qeth_ipa_cmd *cmd;
  4884. struct qeth_cmd_buffer *iob;
  4885. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  4886. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  4887. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4888. cmd->data.setdelvlan.vlan_id = i;
  4889. return qeth_send_ipa_cmd(card, iob,
  4890. qeth_layer2_send_setdelvlan_cb, NULL);
  4891. }
  4892. static void
  4893. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  4894. {
  4895. unsigned short i;
  4896. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  4897. if (!card->vlangrp)
  4898. return;
  4899. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4900. if (card->vlangrp->vlan_devices[i] == NULL)
  4901. continue;
  4902. if (clear)
  4903. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  4904. else
  4905. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  4906. }
  4907. }
  4908. /*add_vid is layer 2 used only ....*/
  4909. static void
  4910. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  4911. {
  4912. struct qeth_card *card;
  4913. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  4914. card = (struct qeth_card *) dev->priv;
  4915. if (!card->options.layer2)
  4916. return;
  4917. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  4918. }
  4919. /*... kill_vid used for both modes*/
  4920. static void
  4921. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  4922. {
  4923. struct qeth_card *card;
  4924. unsigned long flags;
  4925. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  4926. card = (struct qeth_card *) dev->priv;
  4927. /* free all skbs for the vlan device */
  4928. qeth_free_vlan_skbs(card, vid);
  4929. spin_lock_irqsave(&card->vlanlock, flags);
  4930. /* unregister IP addresses of vlan device */
  4931. qeth_free_vlan_addresses(card, vid);
  4932. if (card->vlangrp)
  4933. card->vlangrp->vlan_devices[vid] = NULL;
  4934. spin_unlock_irqrestore(&card->vlanlock, flags);
  4935. if (card->options.layer2)
  4936. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  4937. qeth_set_multicast_list(card->dev);
  4938. }
  4939. #endif
  4940. /**
  4941. * Examine hardware response to SET_PROMISC_MODE
  4942. */
  4943. static int
  4944. qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  4945. struct qeth_reply *reply,
  4946. unsigned long data)
  4947. {
  4948. struct qeth_ipa_cmd *cmd;
  4949. struct qeth_ipacmd_setadpparms *setparms;
  4950. QETH_DBF_TEXT(trace,4,"prmadpcb");
  4951. cmd = (struct qeth_ipa_cmd *) data;
  4952. setparms = &(cmd->data.setadapterparms);
  4953. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  4954. if (cmd->hdr.return_code) {
  4955. QETH_DBF_TEXT_(trace,4,"prmrc%2.2x",cmd->hdr.return_code);
  4956. setparms->data.mode = SET_PROMISC_MODE_OFF;
  4957. }
  4958. card->info.promisc_mode = setparms->data.mode;
  4959. return 0;
  4960. }
  4961. /*
  4962. * Set promiscuous mode (on or off) (SET_PROMISC_MODE command)
  4963. */
  4964. static void
  4965. qeth_setadp_promisc_mode(struct qeth_card *card)
  4966. {
  4967. enum qeth_ipa_promisc_modes mode;
  4968. struct net_device *dev = card->dev;
  4969. struct qeth_cmd_buffer *iob;
  4970. struct qeth_ipa_cmd *cmd;
  4971. QETH_DBF_TEXT(trace, 4, "setprom");
  4972. if (((dev->flags & IFF_PROMISC) &&
  4973. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  4974. (!(dev->flags & IFF_PROMISC) &&
  4975. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  4976. return;
  4977. mode = SET_PROMISC_MODE_OFF;
  4978. if (dev->flags & IFF_PROMISC)
  4979. mode = SET_PROMISC_MODE_ON;
  4980. QETH_DBF_TEXT_(trace, 4, "mode:%x", mode);
  4981. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  4982. sizeof(struct qeth_ipacmd_setadpparms));
  4983. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  4984. cmd->data.setadapterparms.data.mode = mode;
  4985. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  4986. }
  4987. /**
  4988. * set multicast address on card
  4989. */
  4990. static void
  4991. qeth_set_multicast_list(struct net_device *dev)
  4992. {
  4993. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4994. if (card->info.type == QETH_CARD_TYPE_OSN)
  4995. return ;
  4996. QETH_DBF_TEXT(trace, 3, "setmulti");
  4997. qeth_delete_mc_addresses(card);
  4998. if (card->options.layer2) {
  4999. qeth_layer2_add_multicast(card);
  5000. goto out;
  5001. }
  5002. qeth_add_multicast_ipv4(card);
  5003. #ifdef CONFIG_QETH_IPV6
  5004. qeth_add_multicast_ipv6(card);
  5005. #endif
  5006. out:
  5007. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  5008. schedule_work(&card->kernel_thread_starter);
  5009. if (!qeth_adp_supported(card, IPA_SETADP_SET_PROMISC_MODE))
  5010. return;
  5011. if (qeth_set_thread_start_bit(card, QETH_SET_PROMISC_MODE_THREAD)==0)
  5012. schedule_work(&card->kernel_thread_starter);
  5013. }
  5014. static int
  5015. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  5016. {
  5017. return 0;
  5018. }
  5019. static void
  5020. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  5021. {
  5022. if (dev->type == ARPHRD_IEEE802_TR)
  5023. ip_tr_mc_map(ipm, mac);
  5024. else
  5025. ip_eth_mc_map(ipm, mac);
  5026. }
  5027. static struct qeth_ipaddr *
  5028. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  5029. {
  5030. struct qeth_ipaddr *addr;
  5031. addr = kzalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  5032. if (addr == NULL) {
  5033. PRINT_WARN("Not enough memory to add address\n");
  5034. return NULL;
  5035. }
  5036. addr->type = QETH_IP_TYPE_NORMAL;
  5037. addr->proto = prot;
  5038. return addr;
  5039. }
  5040. int
  5041. qeth_osn_assist(struct net_device *dev,
  5042. void *data,
  5043. int data_len)
  5044. {
  5045. struct qeth_cmd_buffer *iob;
  5046. struct qeth_card *card;
  5047. int rc;
  5048. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  5049. if (!dev)
  5050. return -ENODEV;
  5051. card = (struct qeth_card *)dev->priv;
  5052. if (!card)
  5053. return -ENODEV;
  5054. if ((card->state != CARD_STATE_UP) &&
  5055. (card->state != CARD_STATE_SOFTSETUP))
  5056. return -ENODEV;
  5057. iob = qeth_wait_for_buffer(&card->write);
  5058. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  5059. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  5060. return rc;
  5061. }
  5062. static struct net_device *
  5063. qeth_netdev_by_devno(unsigned char *read_dev_no)
  5064. {
  5065. struct qeth_card *card;
  5066. struct net_device *ndev;
  5067. unsigned char *readno;
  5068. __u16 temp_dev_no, card_dev_no;
  5069. char *endp;
  5070. unsigned long flags;
  5071. ndev = NULL;
  5072. memcpy(&temp_dev_no, read_dev_no, 2);
  5073. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  5074. list_for_each_entry(card, &qeth_card_list.list, list) {
  5075. readno = CARD_RDEV_ID(card);
  5076. readno += (strlen(readno) - 4);
  5077. card_dev_no = simple_strtoul(readno, &endp, 16);
  5078. if (card_dev_no == temp_dev_no) {
  5079. ndev = card->dev;
  5080. break;
  5081. }
  5082. }
  5083. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5084. return ndev;
  5085. }
  5086. int
  5087. qeth_osn_register(unsigned char *read_dev_no,
  5088. struct net_device **dev,
  5089. int (*assist_cb)(struct net_device *, void *),
  5090. int (*data_cb)(struct sk_buff *))
  5091. {
  5092. struct qeth_card * card;
  5093. QETH_DBF_TEXT(trace, 2, "osnreg");
  5094. *dev = qeth_netdev_by_devno(read_dev_no);
  5095. if (*dev == NULL)
  5096. return -ENODEV;
  5097. card = (struct qeth_card *)(*dev)->priv;
  5098. if (!card)
  5099. return -ENODEV;
  5100. if ((assist_cb == NULL) || (data_cb == NULL))
  5101. return -EINVAL;
  5102. card->osn_info.assist_cb = assist_cb;
  5103. card->osn_info.data_cb = data_cb;
  5104. return 0;
  5105. }
  5106. void
  5107. qeth_osn_deregister(struct net_device * dev)
  5108. {
  5109. struct qeth_card *card;
  5110. QETH_DBF_TEXT(trace, 2, "osndereg");
  5111. if (!dev)
  5112. return;
  5113. card = (struct qeth_card *)dev->priv;
  5114. if (!card)
  5115. return;
  5116. card->osn_info.assist_cb = NULL;
  5117. card->osn_info.data_cb = NULL;
  5118. return;
  5119. }
  5120. static void
  5121. qeth_delete_mc_addresses(struct qeth_card *card)
  5122. {
  5123. struct qeth_ipaddr *iptodo;
  5124. unsigned long flags;
  5125. QETH_DBF_TEXT(trace,4,"delmc");
  5126. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5127. if (!iptodo) {
  5128. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5129. return;
  5130. }
  5131. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5132. spin_lock_irqsave(&card->ip_lock, flags);
  5133. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5134. kfree(iptodo);
  5135. spin_unlock_irqrestore(&card->ip_lock, flags);
  5136. }
  5137. static inline void
  5138. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5139. {
  5140. struct qeth_ipaddr *ipm;
  5141. struct ip_mc_list *im4;
  5142. char buf[MAX_ADDR_LEN];
  5143. QETH_DBF_TEXT(trace,4,"addmc");
  5144. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5145. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5146. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5147. if (!ipm)
  5148. continue;
  5149. ipm->u.a4.addr = im4->multiaddr;
  5150. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5151. ipm->is_multicast = 1;
  5152. if (!qeth_add_ip(card,ipm))
  5153. kfree(ipm);
  5154. }
  5155. }
  5156. static inline void
  5157. qeth_add_vlan_mc(struct qeth_card *card)
  5158. {
  5159. #ifdef CONFIG_QETH_VLAN
  5160. struct in_device *in_dev;
  5161. struct vlan_group *vg;
  5162. int i;
  5163. QETH_DBF_TEXT(trace,4,"addmcvl");
  5164. if ( ((card->options.layer2 == 0) &&
  5165. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5166. (card->vlangrp == NULL) )
  5167. return ;
  5168. vg = card->vlangrp;
  5169. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5170. if (vg->vlan_devices[i] == NULL ||
  5171. !(vg->vlan_devices[i]->flags & IFF_UP))
  5172. continue;
  5173. in_dev = in_dev_get(vg->vlan_devices[i]);
  5174. if (!in_dev)
  5175. continue;
  5176. read_lock(&in_dev->mc_list_lock);
  5177. qeth_add_mc(card,in_dev);
  5178. read_unlock(&in_dev->mc_list_lock);
  5179. in_dev_put(in_dev);
  5180. }
  5181. #endif
  5182. }
  5183. static void
  5184. qeth_add_multicast_ipv4(struct qeth_card *card)
  5185. {
  5186. struct in_device *in4_dev;
  5187. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5188. in4_dev = in_dev_get(card->dev);
  5189. if (in4_dev == NULL)
  5190. return;
  5191. read_lock(&in4_dev->mc_list_lock);
  5192. qeth_add_mc(card, in4_dev);
  5193. qeth_add_vlan_mc(card);
  5194. read_unlock(&in4_dev->mc_list_lock);
  5195. in_dev_put(in4_dev);
  5196. }
  5197. static void
  5198. qeth_layer2_add_multicast(struct qeth_card *card)
  5199. {
  5200. struct qeth_ipaddr *ipm;
  5201. struct dev_mc_list *dm;
  5202. QETH_DBF_TEXT(trace,4,"L2addmc");
  5203. for (dm = card->dev->mc_list; dm; dm = dm->next) {
  5204. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5205. if (!ipm)
  5206. continue;
  5207. memcpy(ipm->mac,dm->dmi_addr,MAX_ADDR_LEN);
  5208. ipm->is_multicast = 1;
  5209. if (!qeth_add_ip(card, ipm))
  5210. kfree(ipm);
  5211. }
  5212. }
  5213. #ifdef CONFIG_QETH_IPV6
  5214. static inline void
  5215. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5216. {
  5217. struct qeth_ipaddr *ipm;
  5218. struct ifmcaddr6 *im6;
  5219. char buf[MAX_ADDR_LEN];
  5220. QETH_DBF_TEXT(trace,4,"addmc6");
  5221. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5222. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5223. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5224. if (!ipm)
  5225. continue;
  5226. ipm->is_multicast = 1;
  5227. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5228. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5229. sizeof(struct in6_addr));
  5230. if (!qeth_add_ip(card,ipm))
  5231. kfree(ipm);
  5232. }
  5233. }
  5234. static inline void
  5235. qeth_add_vlan_mc6(struct qeth_card *card)
  5236. {
  5237. #ifdef CONFIG_QETH_VLAN
  5238. struct inet6_dev *in_dev;
  5239. struct vlan_group *vg;
  5240. int i;
  5241. QETH_DBF_TEXT(trace,4,"admc6vl");
  5242. if ( ((card->options.layer2 == 0) &&
  5243. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5244. (card->vlangrp == NULL))
  5245. return ;
  5246. vg = card->vlangrp;
  5247. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5248. if (vg->vlan_devices[i] == NULL ||
  5249. !(vg->vlan_devices[i]->flags & IFF_UP))
  5250. continue;
  5251. in_dev = in6_dev_get(vg->vlan_devices[i]);
  5252. if (!in_dev)
  5253. continue;
  5254. read_lock(&in_dev->lock);
  5255. qeth_add_mc6(card,in_dev);
  5256. read_unlock(&in_dev->lock);
  5257. in6_dev_put(in_dev);
  5258. }
  5259. #endif /* CONFIG_QETH_VLAN */
  5260. }
  5261. static void
  5262. qeth_add_multicast_ipv6(struct qeth_card *card)
  5263. {
  5264. struct inet6_dev *in6_dev;
  5265. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5266. if (!qeth_is_supported(card, IPA_IPV6))
  5267. return ;
  5268. in6_dev = in6_dev_get(card->dev);
  5269. if (in6_dev == NULL)
  5270. return;
  5271. read_lock(&in6_dev->lock);
  5272. qeth_add_mc6(card, in6_dev);
  5273. qeth_add_vlan_mc6(card);
  5274. read_unlock(&in6_dev->lock);
  5275. in6_dev_put(in6_dev);
  5276. }
  5277. #endif /* CONFIG_QETH_IPV6 */
  5278. static int
  5279. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5280. enum qeth_ipa_cmds ipacmd,
  5281. int (*reply_cb) (struct qeth_card *,
  5282. struct qeth_reply*,
  5283. unsigned long))
  5284. {
  5285. struct qeth_ipa_cmd *cmd;
  5286. struct qeth_cmd_buffer *iob;
  5287. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5288. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5289. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5290. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5291. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5292. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5293. }
  5294. static int
  5295. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5296. struct qeth_reply *reply,
  5297. unsigned long data)
  5298. {
  5299. struct qeth_ipa_cmd *cmd;
  5300. __u8 *mac;
  5301. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5302. cmd = (struct qeth_ipa_cmd *) data;
  5303. mac = &cmd->data.setdelmac.mac[0];
  5304. /* MAC already registered, needed in couple/uncouple case */
  5305. if (cmd->hdr.return_code == 0x2005) {
  5306. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5307. "already existing on %s \n",
  5308. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5309. QETH_CARD_IFNAME(card));
  5310. cmd->hdr.return_code = 0;
  5311. }
  5312. if (cmd->hdr.return_code)
  5313. PRINT_ERR("Could not set group MAC " \
  5314. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5315. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5316. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5317. return 0;
  5318. }
  5319. static int
  5320. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5321. {
  5322. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5323. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5324. qeth_layer2_send_setgroupmac_cb);
  5325. }
  5326. static int
  5327. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5328. struct qeth_reply *reply,
  5329. unsigned long data)
  5330. {
  5331. struct qeth_ipa_cmd *cmd;
  5332. __u8 *mac;
  5333. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5334. cmd = (struct qeth_ipa_cmd *) data;
  5335. mac = &cmd->data.setdelmac.mac[0];
  5336. if (cmd->hdr.return_code)
  5337. PRINT_ERR("Could not delete group MAC " \
  5338. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5339. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5340. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5341. return 0;
  5342. }
  5343. static int
  5344. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5345. {
  5346. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5347. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5348. qeth_layer2_send_delgroupmac_cb);
  5349. }
  5350. static int
  5351. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5352. struct qeth_reply *reply,
  5353. unsigned long data)
  5354. {
  5355. struct qeth_ipa_cmd *cmd;
  5356. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5357. cmd = (struct qeth_ipa_cmd *) data;
  5358. if (cmd->hdr.return_code) {
  5359. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5360. PRINT_WARN("Error in registering MAC address on " \
  5361. "device %s: x%x\n", CARD_BUS_ID(card),
  5362. cmd->hdr.return_code);
  5363. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5364. cmd->hdr.return_code = -EIO;
  5365. } else {
  5366. card->info.mac_bits |= QETH_LAYER2_MAC_REGISTERED;
  5367. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5368. OSA_ADDR_LEN);
  5369. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5370. "successfully registered on device %s\n",
  5371. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5372. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5373. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5374. card->dev->name);
  5375. }
  5376. return 0;
  5377. }
  5378. static int
  5379. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5380. {
  5381. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5382. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5383. qeth_layer2_send_setmac_cb);
  5384. }
  5385. static int
  5386. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5387. struct qeth_reply *reply,
  5388. unsigned long data)
  5389. {
  5390. struct qeth_ipa_cmd *cmd;
  5391. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5392. cmd = (struct qeth_ipa_cmd *) data;
  5393. if (cmd->hdr.return_code) {
  5394. PRINT_WARN("Error in deregistering MAC address on " \
  5395. "device %s: x%x\n", CARD_BUS_ID(card),
  5396. cmd->hdr.return_code);
  5397. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5398. cmd->hdr.return_code = -EIO;
  5399. return 0;
  5400. }
  5401. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5402. return 0;
  5403. }
  5404. static int
  5405. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5406. {
  5407. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5408. if (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))
  5409. return 0;
  5410. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5411. qeth_layer2_send_delmac_cb);
  5412. }
  5413. static int
  5414. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5415. {
  5416. struct sockaddr *addr = p;
  5417. struct qeth_card *card;
  5418. int rc = 0;
  5419. QETH_DBF_TEXT(trace, 3, "setmac");
  5420. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5421. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5422. return -EOPNOTSUPP;
  5423. }
  5424. card = (struct qeth_card *) dev->priv;
  5425. if (!card->options.layer2) {
  5426. PRINT_WARN("Setting MAC address on %s is not supported "
  5427. "in Layer 3 mode.\n", dev->name);
  5428. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5429. return -EOPNOTSUPP;
  5430. }
  5431. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5432. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5433. dev->name);
  5434. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5435. return -EOPNOTSUPP;
  5436. }
  5437. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5438. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5439. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5440. if (!rc)
  5441. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5442. return rc;
  5443. }
  5444. static void
  5445. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5446. __u8 command, enum qeth_prot_versions prot)
  5447. {
  5448. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5449. cmd->hdr.command = command;
  5450. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5451. cmd->hdr.seqno = card->seqno.ipa;
  5452. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5453. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5454. if (card->options.layer2)
  5455. cmd->hdr.prim_version_no = 2;
  5456. else
  5457. cmd->hdr.prim_version_no = 1;
  5458. cmd->hdr.param_count = 1;
  5459. cmd->hdr.prot_version = prot;
  5460. cmd->hdr.ipa_supported = 0;
  5461. cmd->hdr.ipa_enabled = 0;
  5462. }
  5463. static struct qeth_cmd_buffer *
  5464. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5465. enum qeth_prot_versions prot)
  5466. {
  5467. struct qeth_cmd_buffer *iob;
  5468. struct qeth_ipa_cmd *cmd;
  5469. iob = qeth_wait_for_buffer(&card->write);
  5470. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5471. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5472. return iob;
  5473. }
  5474. static int
  5475. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5476. {
  5477. int rc;
  5478. struct qeth_cmd_buffer *iob;
  5479. struct qeth_ipa_cmd *cmd;
  5480. QETH_DBF_TEXT(trace,4,"setdelmc");
  5481. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5482. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5483. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5484. if (addr->proto == QETH_PROT_IPV6)
  5485. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5486. sizeof(struct in6_addr));
  5487. else
  5488. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5489. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5490. return rc;
  5491. }
  5492. static inline void
  5493. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5494. {
  5495. int i,j;
  5496. for (i=0;i<16;i++) {
  5497. j=(len)-(i*8);
  5498. if (j >= 8)
  5499. netmask[i] = 0xff;
  5500. else if (j > 0)
  5501. netmask[i] = (u8)(0xFF00>>j);
  5502. else
  5503. netmask[i] = 0;
  5504. }
  5505. }
  5506. static int
  5507. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5508. int ipacmd, unsigned int flags)
  5509. {
  5510. int rc;
  5511. struct qeth_cmd_buffer *iob;
  5512. struct qeth_ipa_cmd *cmd;
  5513. __u8 netmask[16];
  5514. QETH_DBF_TEXT(trace,4,"setdelip");
  5515. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5516. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5517. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5518. if (addr->proto == QETH_PROT_IPV6) {
  5519. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5520. sizeof(struct in6_addr));
  5521. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5522. memcpy(cmd->data.setdelip6.mask, netmask,
  5523. sizeof(struct in6_addr));
  5524. cmd->data.setdelip6.flags = flags;
  5525. } else {
  5526. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5527. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5528. cmd->data.setdelip4.flags = flags;
  5529. }
  5530. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5531. return rc;
  5532. }
  5533. static int
  5534. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5535. struct qeth_ipaddr *addr)
  5536. {
  5537. if (!addr->is_multicast)
  5538. return 0;
  5539. QETH_DBF_TEXT(trace, 2, "setgmac");
  5540. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5541. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5542. }
  5543. static int
  5544. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5545. struct qeth_ipaddr *addr)
  5546. {
  5547. if (!addr->is_multicast)
  5548. return 0;
  5549. QETH_DBF_TEXT(trace, 2, "delgmac");
  5550. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5551. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5552. }
  5553. static int
  5554. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5555. struct qeth_ipaddr *addr)
  5556. {
  5557. char buf[50];
  5558. int rc;
  5559. int cnt = 3;
  5560. if (addr->proto == QETH_PROT_IPV4) {
  5561. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5562. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5563. } else if (addr->proto == QETH_PROT_IPV6) {
  5564. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5565. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5566. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5567. } else {
  5568. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5569. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5570. }
  5571. do {
  5572. if (addr->is_multicast)
  5573. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5574. else
  5575. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5576. addr->set_flags);
  5577. if (rc)
  5578. QETH_DBF_TEXT(trace, 2, "failed");
  5579. } while ((--cnt > 0) && rc);
  5580. if (rc){
  5581. QETH_DBF_TEXT(trace, 2, "FAILED");
  5582. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5583. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5584. buf, rc, rc);
  5585. }
  5586. return rc;
  5587. }
  5588. static int
  5589. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5590. struct qeth_ipaddr *addr)
  5591. {
  5592. //char buf[50];
  5593. int rc;
  5594. if (addr->proto == QETH_PROT_IPV4) {
  5595. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5596. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5597. } else if (addr->proto == QETH_PROT_IPV6) {
  5598. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5599. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5600. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5601. } else {
  5602. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5603. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5604. }
  5605. if (addr->is_multicast)
  5606. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5607. else
  5608. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5609. addr->del_flags);
  5610. if (rc) {
  5611. QETH_DBF_TEXT(trace, 2, "failed");
  5612. /* TODO: re-activate this warning as soon as we have a
  5613. * clean mirco code
  5614. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5615. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5616. buf, rc);
  5617. */
  5618. }
  5619. return rc;
  5620. }
  5621. static int
  5622. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5623. {
  5624. if (card->options.layer2)
  5625. return qeth_layer2_register_addr_entry(card, addr);
  5626. return qeth_layer3_register_addr_entry(card, addr);
  5627. }
  5628. static int
  5629. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5630. {
  5631. if (card->options.layer2)
  5632. return qeth_layer2_deregister_addr_entry(card, addr);
  5633. return qeth_layer3_deregister_addr_entry(card, addr);
  5634. }
  5635. static u32
  5636. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5637. {
  5638. /* We may need to say that we support tx csum offload if
  5639. * we do EDDP or TSO. There are discussions going on to
  5640. * enforce rules in the stack and in ethtool that make
  5641. * SG and TSO depend on HW_CSUM. At the moment there are
  5642. * no such rules....
  5643. * If we say yes here, we have to checksum outbound packets
  5644. * any time. */
  5645. return 0;
  5646. }
  5647. static int
  5648. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5649. {
  5650. return -EINVAL;
  5651. }
  5652. static u32
  5653. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5654. {
  5655. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5656. return (card->options.checksum_type == HW_CHECKSUMMING);
  5657. }
  5658. static int
  5659. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5660. {
  5661. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5662. if ((card->state != CARD_STATE_DOWN) &&
  5663. (card->state != CARD_STATE_RECOVER))
  5664. return -EPERM;
  5665. if (data)
  5666. card->options.checksum_type = HW_CHECKSUMMING;
  5667. else
  5668. card->options.checksum_type = SW_CHECKSUMMING;
  5669. return 0;
  5670. }
  5671. static u32
  5672. qeth_ethtool_get_sg(struct net_device *dev)
  5673. {
  5674. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5675. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5676. (dev->features & NETIF_F_SG));
  5677. }
  5678. static int
  5679. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5680. {
  5681. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5682. if (data) {
  5683. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5684. dev->features |= NETIF_F_SG;
  5685. else {
  5686. dev->features &= ~NETIF_F_SG;
  5687. return -EINVAL;
  5688. }
  5689. } else
  5690. dev->features &= ~NETIF_F_SG;
  5691. return 0;
  5692. }
  5693. static u32
  5694. qeth_ethtool_get_tso(struct net_device *dev)
  5695. {
  5696. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5697. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5698. (dev->features & NETIF_F_TSO));
  5699. }
  5700. static int
  5701. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5702. {
  5703. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5704. if (data) {
  5705. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5706. dev->features |= NETIF_F_TSO;
  5707. else {
  5708. dev->features &= ~NETIF_F_TSO;
  5709. return -EINVAL;
  5710. }
  5711. } else
  5712. dev->features &= ~NETIF_F_TSO;
  5713. return 0;
  5714. }
  5715. static struct ethtool_ops qeth_ethtool_ops = {
  5716. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5717. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5718. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5719. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5720. .get_sg = qeth_ethtool_get_sg,
  5721. .set_sg = qeth_ethtool_set_sg,
  5722. .get_tso = qeth_ethtool_get_tso,
  5723. .set_tso = qeth_ethtool_set_tso,
  5724. };
  5725. static int
  5726. qeth_netdev_init(struct net_device *dev)
  5727. {
  5728. struct qeth_card *card;
  5729. card = (struct qeth_card *) dev->priv;
  5730. QETH_DBF_TEXT(trace,3,"initdev");
  5731. dev->tx_timeout = &qeth_tx_timeout;
  5732. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5733. dev->open = qeth_open;
  5734. dev->stop = qeth_stop;
  5735. dev->hard_start_xmit = qeth_hard_start_xmit;
  5736. dev->do_ioctl = qeth_do_ioctl;
  5737. dev->get_stats = qeth_get_stats;
  5738. dev->change_mtu = qeth_change_mtu;
  5739. dev->neigh_setup = qeth_neigh_setup;
  5740. dev->set_multicast_list = qeth_set_multicast_list;
  5741. #ifdef CONFIG_QETH_VLAN
  5742. dev->vlan_rx_register = qeth_vlan_rx_register;
  5743. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5744. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5745. #endif
  5746. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5747. dev->rebuild_header = NULL;
  5748. dev->hard_header = NULL;
  5749. dev->header_cache_update = NULL;
  5750. dev->hard_header_cache = NULL;
  5751. }
  5752. #ifdef CONFIG_QETH_IPV6
  5753. /*IPv6 address autoconfiguration stuff*/
  5754. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5755. card->dev->dev_id = card->info.unique_id & 0xffff;
  5756. #endif
  5757. if (card->options.fake_ll &&
  5758. (qeth_get_netdev_flags(card) & IFF_NOARP))
  5759. dev->hard_header = qeth_fake_header;
  5760. dev->hard_header_parse = NULL;
  5761. dev->set_mac_address = qeth_layer2_set_mac_address;
  5762. dev->flags |= qeth_get_netdev_flags(card);
  5763. if ((card->options.fake_broadcast) ||
  5764. (card->info.broadcast_capable))
  5765. dev->flags |= IFF_BROADCAST;
  5766. dev->hard_header_len =
  5767. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5768. dev->addr_len = OSA_ADDR_LEN;
  5769. dev->mtu = card->info.initial_mtu;
  5770. if (card->info.type != QETH_CARD_TYPE_OSN)
  5771. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5772. SET_MODULE_OWNER(dev);
  5773. return 0;
  5774. }
  5775. static void
  5776. qeth_init_func_level(struct qeth_card *card)
  5777. {
  5778. if (card->ipato.enabled) {
  5779. if (card->info.type == QETH_CARD_TYPE_IQD)
  5780. card->info.func_level =
  5781. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  5782. else
  5783. card->info.func_level =
  5784. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  5785. } else {
  5786. if (card->info.type == QETH_CARD_TYPE_IQD)
  5787. /*FIXME:why do we have same values for dis and ena for osae??? */
  5788. card->info.func_level =
  5789. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  5790. else
  5791. card->info.func_level =
  5792. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  5793. }
  5794. }
  5795. /**
  5796. * hardsetup card, initialize MPC and QDIO stuff
  5797. */
  5798. static int
  5799. qeth_hardsetup_card(struct qeth_card *card)
  5800. {
  5801. int retries = 3;
  5802. int rc;
  5803. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  5804. retry:
  5805. if (retries < 3){
  5806. PRINT_WARN("Retrying to do IDX activates.\n");
  5807. ccw_device_set_offline(CARD_DDEV(card));
  5808. ccw_device_set_offline(CARD_WDEV(card));
  5809. ccw_device_set_offline(CARD_RDEV(card));
  5810. ccw_device_set_online(CARD_RDEV(card));
  5811. ccw_device_set_online(CARD_WDEV(card));
  5812. ccw_device_set_online(CARD_DDEV(card));
  5813. }
  5814. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  5815. if (rc == -ERESTARTSYS) {
  5816. QETH_DBF_TEXT(setup, 2, "break1");
  5817. return rc;
  5818. } else if (rc) {
  5819. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  5820. if (--retries < 0)
  5821. goto out;
  5822. else
  5823. goto retry;
  5824. }
  5825. if ((rc = qeth_get_unitaddr(card))){
  5826. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  5827. return rc;
  5828. }
  5829. qeth_init_tokens(card);
  5830. qeth_init_func_level(card);
  5831. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  5832. if (rc == -ERESTARTSYS) {
  5833. QETH_DBF_TEXT(setup, 2, "break2");
  5834. return rc;
  5835. } else if (rc) {
  5836. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  5837. if (--retries < 0)
  5838. goto out;
  5839. else
  5840. goto retry;
  5841. }
  5842. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  5843. if (rc == -ERESTARTSYS) {
  5844. QETH_DBF_TEXT(setup, 2, "break3");
  5845. return rc;
  5846. } else if (rc) {
  5847. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  5848. if (--retries < 0)
  5849. goto out;
  5850. else
  5851. goto retry;
  5852. }
  5853. if ((rc = qeth_mpc_initialize(card))){
  5854. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  5855. goto out;
  5856. }
  5857. /*network device will be recovered*/
  5858. if (card->dev) {
  5859. card->dev->hard_header = card->orig_hard_header;
  5860. if (card->options.fake_ll &&
  5861. (qeth_get_netdev_flags(card) & IFF_NOARP))
  5862. card->dev->hard_header = qeth_fake_header;
  5863. return 0;
  5864. }
  5865. /* at first set_online allocate netdev */
  5866. card->dev = qeth_get_netdevice(card->info.type,
  5867. card->info.link_type);
  5868. if (!card->dev){
  5869. qeth_qdio_clear_card(card, card->info.type !=
  5870. QETH_CARD_TYPE_IQD);
  5871. rc = -ENODEV;
  5872. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  5873. goto out;
  5874. }
  5875. card->dev->priv = card;
  5876. card->orig_hard_header = card->dev->hard_header;
  5877. card->dev->type = qeth_get_arphdr_type(card->info.type,
  5878. card->info.link_type);
  5879. card->dev->init = qeth_netdev_init;
  5880. return 0;
  5881. out:
  5882. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  5883. return rc;
  5884. }
  5885. static int
  5886. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5887. unsigned long data)
  5888. {
  5889. struct qeth_ipa_cmd *cmd;
  5890. QETH_DBF_TEXT(trace,4,"defadpcb");
  5891. cmd = (struct qeth_ipa_cmd *) data;
  5892. if (cmd->hdr.return_code == 0){
  5893. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  5894. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  5895. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  5896. #ifdef CONFIG_QETH_IPV6
  5897. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  5898. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  5899. #endif
  5900. }
  5901. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  5902. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  5903. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  5904. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  5905. }
  5906. return 0;
  5907. }
  5908. static int
  5909. qeth_default_setadapterparms_cb(struct qeth_card *card,
  5910. struct qeth_reply *reply,
  5911. unsigned long data)
  5912. {
  5913. struct qeth_ipa_cmd *cmd;
  5914. QETH_DBF_TEXT(trace,4,"defadpcb");
  5915. cmd = (struct qeth_ipa_cmd *) data;
  5916. if (cmd->hdr.return_code == 0)
  5917. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  5918. return 0;
  5919. }
  5920. static int
  5921. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5922. unsigned long data)
  5923. {
  5924. struct qeth_ipa_cmd *cmd;
  5925. QETH_DBF_TEXT(trace,3,"quyadpcb");
  5926. cmd = (struct qeth_ipa_cmd *) data;
  5927. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  5928. card->info.link_type =
  5929. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  5930. card->options.adp.supported_funcs =
  5931. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  5932. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5933. }
  5934. static int
  5935. qeth_query_setadapterparms(struct qeth_card *card)
  5936. {
  5937. int rc;
  5938. struct qeth_cmd_buffer *iob;
  5939. QETH_DBF_TEXT(trace,3,"queryadp");
  5940. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  5941. sizeof(struct qeth_ipacmd_setadpparms));
  5942. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  5943. return rc;
  5944. }
  5945. static int
  5946. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  5947. struct qeth_reply *reply,
  5948. unsigned long data)
  5949. {
  5950. struct qeth_ipa_cmd *cmd;
  5951. QETH_DBF_TEXT(trace,4,"chgmaccb");
  5952. cmd = (struct qeth_ipa_cmd *) data;
  5953. if (!card->options.layer2 || card->info.guestlan ||
  5954. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  5955. memcpy(card->dev->dev_addr,
  5956. &cmd->data.setadapterparms.data.change_addr.addr,
  5957. OSA_ADDR_LEN);
  5958. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  5959. }
  5960. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  5961. return 0;
  5962. }
  5963. static int
  5964. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  5965. {
  5966. int rc;
  5967. struct qeth_cmd_buffer *iob;
  5968. struct qeth_ipa_cmd *cmd;
  5969. QETH_DBF_TEXT(trace,4,"chgmac");
  5970. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  5971. sizeof(struct qeth_ipacmd_setadpparms));
  5972. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5973. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  5974. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  5975. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  5976. card->dev->dev_addr, OSA_ADDR_LEN);
  5977. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  5978. NULL);
  5979. return rc;
  5980. }
  5981. static int
  5982. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  5983. {
  5984. int rc;
  5985. struct qeth_cmd_buffer *iob;
  5986. struct qeth_ipa_cmd *cmd;
  5987. QETH_DBF_TEXT(trace,4,"adpmode");
  5988. iob = qeth_get_adapter_cmd(card, command,
  5989. sizeof(struct qeth_ipacmd_setadpparms));
  5990. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5991. cmd->data.setadapterparms.data.mode = mode;
  5992. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  5993. NULL);
  5994. return rc;
  5995. }
  5996. static inline int
  5997. qeth_setadapter_hstr(struct qeth_card *card)
  5998. {
  5999. int rc;
  6000. QETH_DBF_TEXT(trace,4,"adphstr");
  6001. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  6002. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  6003. card->options.broadcast_mode);
  6004. if (rc)
  6005. PRINT_WARN("couldn't set broadcast mode on "
  6006. "device %s: x%x\n",
  6007. CARD_BUS_ID(card), rc);
  6008. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  6009. card->options.macaddr_mode);
  6010. if (rc)
  6011. PRINT_WARN("couldn't set macaddr mode on "
  6012. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  6013. return rc;
  6014. }
  6015. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  6016. PRINT_WARN("set adapter parameters not available "
  6017. "to set broadcast mode, using ALLRINGS "
  6018. "on device %s:\n", CARD_BUS_ID(card));
  6019. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  6020. PRINT_WARN("set adapter parameters not available "
  6021. "to set macaddr mode, using NONCANONICAL "
  6022. "on device %s:\n", CARD_BUS_ID(card));
  6023. return 0;
  6024. }
  6025. static int
  6026. qeth_setadapter_parms(struct qeth_card *card)
  6027. {
  6028. int rc;
  6029. QETH_DBF_TEXT(setup, 2, "setadprm");
  6030. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  6031. PRINT_WARN("set adapter parameters not supported "
  6032. "on device %s.\n",
  6033. CARD_BUS_ID(card));
  6034. QETH_DBF_TEXT(setup, 2, " notsupp");
  6035. return 0;
  6036. }
  6037. rc = qeth_query_setadapterparms(card);
  6038. if (rc) {
  6039. PRINT_WARN("couldn't set adapter parameters on device %s: "
  6040. "x%x\n", CARD_BUS_ID(card), rc);
  6041. return rc;
  6042. }
  6043. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  6044. rc = qeth_setadpparms_change_macaddr(card);
  6045. if (rc)
  6046. PRINT_WARN("couldn't get MAC address on "
  6047. "device %s: x%x\n",
  6048. CARD_BUS_ID(card), rc);
  6049. }
  6050. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  6051. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  6052. rc = qeth_setadapter_hstr(card);
  6053. return rc;
  6054. }
  6055. static int
  6056. qeth_layer2_initialize(struct qeth_card *card)
  6057. {
  6058. int rc = 0;
  6059. QETH_DBF_TEXT(setup, 2, "doL2init");
  6060. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  6061. rc = qeth_query_setadapterparms(card);
  6062. if (rc) {
  6063. PRINT_WARN("could not query adapter parameters on device %s: "
  6064. "x%x\n", CARD_BUS_ID(card), rc);
  6065. }
  6066. rc = qeth_setadpparms_change_macaddr(card);
  6067. if (rc) {
  6068. PRINT_WARN("couldn't get MAC address on "
  6069. "device %s: x%x\n",
  6070. CARD_BUS_ID(card), rc);
  6071. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  6072. return rc;
  6073. }
  6074. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  6075. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  6076. if (rc)
  6077. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  6078. return 0;
  6079. }
  6080. static int
  6081. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  6082. enum qeth_prot_versions prot)
  6083. {
  6084. int rc;
  6085. struct qeth_cmd_buffer *iob;
  6086. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  6087. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6088. return rc;
  6089. }
  6090. static int
  6091. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  6092. {
  6093. int rc;
  6094. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  6095. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  6096. return rc;
  6097. }
  6098. static int
  6099. qeth_send_stoplan(struct qeth_card *card)
  6100. {
  6101. int rc = 0;
  6102. /*
  6103. * TODO: according to the IPA format document page 14,
  6104. * TCP/IP (we!) never issue a STOPLAN
  6105. * is this right ?!?
  6106. */
  6107. QETH_DBF_TEXT(trace, 2, "stoplan");
  6108. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6109. return rc;
  6110. }
  6111. static int
  6112. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6113. unsigned long data)
  6114. {
  6115. struct qeth_ipa_cmd *cmd;
  6116. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6117. cmd = (struct qeth_ipa_cmd *) data;
  6118. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6119. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6120. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6121. /* Disable IPV6 support hard coded for Hipersockets */
  6122. if(card->info.type == QETH_CARD_TYPE_IQD)
  6123. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6124. } else {
  6125. #ifdef CONFIG_QETH_IPV6
  6126. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6127. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6128. #endif
  6129. }
  6130. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6131. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6132. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6133. return 0;
  6134. }
  6135. static int
  6136. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6137. {
  6138. int rc;
  6139. struct qeth_cmd_buffer *iob;
  6140. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6141. if (card->options.layer2) {
  6142. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6143. return -EPERM;
  6144. }
  6145. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6146. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6147. return rc;
  6148. }
  6149. static struct qeth_cmd_buffer *
  6150. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6151. __u16 cmd_code, __u16 len,
  6152. enum qeth_prot_versions prot)
  6153. {
  6154. struct qeth_cmd_buffer *iob;
  6155. struct qeth_ipa_cmd *cmd;
  6156. QETH_DBF_TEXT(trace,4,"getasscm");
  6157. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6158. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6159. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6160. cmd->data.setassparms.hdr.length = 8 + len;
  6161. cmd->data.setassparms.hdr.command_code = cmd_code;
  6162. cmd->data.setassparms.hdr.return_code = 0;
  6163. cmd->data.setassparms.hdr.seq_no = 0;
  6164. return iob;
  6165. }
  6166. static int
  6167. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6168. __u16 len, long data,
  6169. int (*reply_cb)
  6170. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6171. void *reply_param)
  6172. {
  6173. int rc;
  6174. struct qeth_ipa_cmd *cmd;
  6175. QETH_DBF_TEXT(trace,4,"sendassp");
  6176. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6177. if (len <= sizeof(__u32))
  6178. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6179. else /* (len > sizeof(__u32)) */
  6180. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6181. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6182. return rc;
  6183. }
  6184. #ifdef CONFIG_QETH_IPV6
  6185. static int
  6186. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6187. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6188. {
  6189. int rc;
  6190. struct qeth_cmd_buffer *iob;
  6191. QETH_DBF_TEXT(trace,4,"simassp6");
  6192. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6193. 0, QETH_PROT_IPV6);
  6194. rc = qeth_send_setassparms(card, iob, 0, 0,
  6195. qeth_default_setassparms_cb, NULL);
  6196. return rc;
  6197. }
  6198. #endif
  6199. static int
  6200. qeth_send_simple_setassparms(struct qeth_card *card,
  6201. enum qeth_ipa_funcs ipa_func,
  6202. __u16 cmd_code, long data)
  6203. {
  6204. int rc;
  6205. int length = 0;
  6206. struct qeth_cmd_buffer *iob;
  6207. QETH_DBF_TEXT(trace,4,"simassp4");
  6208. if (data)
  6209. length = sizeof(__u32);
  6210. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6211. length, QETH_PROT_IPV4);
  6212. rc = qeth_send_setassparms(card, iob, length, data,
  6213. qeth_default_setassparms_cb, NULL);
  6214. return rc;
  6215. }
  6216. static inline int
  6217. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6218. {
  6219. int rc;
  6220. QETH_DBF_TEXT(trace,3,"ipaarp");
  6221. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6222. PRINT_WARN("ARP processing not supported "
  6223. "on %s!\n", QETH_CARD_IFNAME(card));
  6224. return 0;
  6225. }
  6226. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6227. IPA_CMD_ASS_START, 0);
  6228. if (rc) {
  6229. PRINT_WARN("Could not start ARP processing "
  6230. "assist on %s: 0x%x\n",
  6231. QETH_CARD_IFNAME(card), rc);
  6232. }
  6233. return rc;
  6234. }
  6235. static int
  6236. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6237. {
  6238. int rc;
  6239. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6240. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6241. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6242. QETH_CARD_IFNAME(card));
  6243. return -EOPNOTSUPP;
  6244. }
  6245. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6246. IPA_CMD_ASS_START, 0);
  6247. if (rc) {
  6248. PRINT_WARN("Could not start Hardware IP fragmentation "
  6249. "assist on %s: 0x%x\n",
  6250. QETH_CARD_IFNAME(card), rc);
  6251. } else
  6252. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6253. return rc;
  6254. }
  6255. static int
  6256. qeth_start_ipa_source_mac(struct qeth_card *card)
  6257. {
  6258. int rc;
  6259. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6260. if (!card->options.fake_ll)
  6261. return -EOPNOTSUPP;
  6262. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6263. PRINT_INFO("Inbound source address not "
  6264. "supported on %s\n", QETH_CARD_IFNAME(card));
  6265. return -EOPNOTSUPP;
  6266. }
  6267. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6268. IPA_CMD_ASS_START, 0);
  6269. if (rc)
  6270. PRINT_WARN("Could not start inbound source "
  6271. "assist on %s: 0x%x\n",
  6272. QETH_CARD_IFNAME(card), rc);
  6273. return rc;
  6274. }
  6275. static int
  6276. qeth_start_ipa_vlan(struct qeth_card *card)
  6277. {
  6278. int rc = 0;
  6279. QETH_DBF_TEXT(trace,3,"strtvlan");
  6280. #ifdef CONFIG_QETH_VLAN
  6281. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6282. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6283. return -EOPNOTSUPP;
  6284. }
  6285. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6286. IPA_CMD_ASS_START,0);
  6287. if (rc) {
  6288. PRINT_WARN("Could not start vlan "
  6289. "assist on %s: 0x%x\n",
  6290. QETH_CARD_IFNAME(card), rc);
  6291. } else {
  6292. PRINT_INFO("VLAN enabled \n");
  6293. card->dev->features |=
  6294. NETIF_F_HW_VLAN_FILTER |
  6295. NETIF_F_HW_VLAN_TX |
  6296. NETIF_F_HW_VLAN_RX;
  6297. }
  6298. #endif /* QETH_VLAN */
  6299. return rc;
  6300. }
  6301. static int
  6302. qeth_start_ipa_multicast(struct qeth_card *card)
  6303. {
  6304. int rc;
  6305. QETH_DBF_TEXT(trace,3,"stmcast");
  6306. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6307. PRINT_WARN("Multicast not supported on %s\n",
  6308. QETH_CARD_IFNAME(card));
  6309. return -EOPNOTSUPP;
  6310. }
  6311. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6312. IPA_CMD_ASS_START,0);
  6313. if (rc) {
  6314. PRINT_WARN("Could not start multicast "
  6315. "assist on %s: rc=%i\n",
  6316. QETH_CARD_IFNAME(card), rc);
  6317. } else {
  6318. PRINT_INFO("Multicast enabled\n");
  6319. card->dev->flags |= IFF_MULTICAST;
  6320. }
  6321. return rc;
  6322. }
  6323. #ifdef CONFIG_QETH_IPV6
  6324. static int
  6325. qeth_softsetup_ipv6(struct qeth_card *card)
  6326. {
  6327. int rc;
  6328. QETH_DBF_TEXT(trace,3,"softipv6");
  6329. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6330. if (rc) {
  6331. PRINT_ERR("IPv6 startlan failed on %s\n",
  6332. QETH_CARD_IFNAME(card));
  6333. return rc;
  6334. }
  6335. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6336. if (rc) {
  6337. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6338. QETH_CARD_IFNAME(card));
  6339. return rc;
  6340. }
  6341. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6342. IPA_CMD_ASS_START, 3);
  6343. if (rc) {
  6344. PRINT_WARN("IPv6 start assist (version 4) failed "
  6345. "on %s: 0x%x\n",
  6346. QETH_CARD_IFNAME(card), rc);
  6347. return rc;
  6348. }
  6349. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6350. IPA_CMD_ASS_START);
  6351. if (rc) {
  6352. PRINT_WARN("IPV6 start assist (version 6) failed "
  6353. "on %s: 0x%x\n",
  6354. QETH_CARD_IFNAME(card), rc);
  6355. return rc;
  6356. }
  6357. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6358. IPA_CMD_ASS_START);
  6359. if (rc) {
  6360. PRINT_WARN("Could not enable passthrough "
  6361. "on %s: 0x%x\n",
  6362. QETH_CARD_IFNAME(card), rc);
  6363. return rc;
  6364. }
  6365. PRINT_INFO("IPV6 enabled \n");
  6366. return 0;
  6367. }
  6368. #endif
  6369. static int
  6370. qeth_start_ipa_ipv6(struct qeth_card *card)
  6371. {
  6372. int rc = 0;
  6373. #ifdef CONFIG_QETH_IPV6
  6374. QETH_DBF_TEXT(trace,3,"strtipv6");
  6375. if (!qeth_is_supported(card, IPA_IPV6)) {
  6376. PRINT_WARN("IPv6 not supported on %s\n",
  6377. QETH_CARD_IFNAME(card));
  6378. return 0;
  6379. }
  6380. rc = qeth_softsetup_ipv6(card);
  6381. #endif
  6382. return rc ;
  6383. }
  6384. static int
  6385. qeth_start_ipa_broadcast(struct qeth_card *card)
  6386. {
  6387. int rc;
  6388. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6389. card->info.broadcast_capable = 0;
  6390. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6391. PRINT_WARN("Broadcast not supported on %s\n",
  6392. QETH_CARD_IFNAME(card));
  6393. rc = -EOPNOTSUPP;
  6394. goto out;
  6395. }
  6396. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6397. IPA_CMD_ASS_START, 0);
  6398. if (rc) {
  6399. PRINT_WARN("Could not enable broadcasting filtering "
  6400. "on %s: 0x%x\n",
  6401. QETH_CARD_IFNAME(card), rc);
  6402. goto out;
  6403. }
  6404. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6405. IPA_CMD_ASS_CONFIGURE, 1);
  6406. if (rc) {
  6407. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6408. QETH_CARD_IFNAME(card), rc);
  6409. goto out;
  6410. }
  6411. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6412. PRINT_INFO("Broadcast enabled \n");
  6413. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6414. IPA_CMD_ASS_ENABLE, 1);
  6415. if (rc) {
  6416. PRINT_WARN("Could not set up broadcast echo filtering on "
  6417. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6418. goto out;
  6419. }
  6420. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6421. out:
  6422. if (card->info.broadcast_capable)
  6423. card->dev->flags |= IFF_BROADCAST;
  6424. else
  6425. card->dev->flags &= ~IFF_BROADCAST;
  6426. return rc;
  6427. }
  6428. static int
  6429. qeth_send_checksum_command(struct qeth_card *card)
  6430. {
  6431. int rc;
  6432. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6433. IPA_CMD_ASS_START, 0);
  6434. if (rc) {
  6435. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6436. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6437. QETH_CARD_IFNAME(card), rc);
  6438. return rc;
  6439. }
  6440. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6441. IPA_CMD_ASS_ENABLE,
  6442. card->info.csum_mask);
  6443. if (rc) {
  6444. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6445. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6446. QETH_CARD_IFNAME(card), rc);
  6447. return rc;
  6448. }
  6449. return 0;
  6450. }
  6451. static int
  6452. qeth_start_ipa_checksum(struct qeth_card *card)
  6453. {
  6454. int rc = 0;
  6455. QETH_DBF_TEXT(trace,3,"strtcsum");
  6456. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6457. PRINT_WARN("Using no checksumming on %s.\n",
  6458. QETH_CARD_IFNAME(card));
  6459. return 0;
  6460. }
  6461. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6462. PRINT_WARN("Using SW checksumming on %s.\n",
  6463. QETH_CARD_IFNAME(card));
  6464. return 0;
  6465. }
  6466. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6467. PRINT_WARN("Inbound HW Checksumming not "
  6468. "supported on %s,\ncontinuing "
  6469. "using Inbound SW Checksumming\n",
  6470. QETH_CARD_IFNAME(card));
  6471. card->options.checksum_type = SW_CHECKSUMMING;
  6472. return 0;
  6473. }
  6474. rc = qeth_send_checksum_command(card);
  6475. if (!rc) {
  6476. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6477. }
  6478. return rc;
  6479. }
  6480. static int
  6481. qeth_start_ipa_tso(struct qeth_card *card)
  6482. {
  6483. int rc;
  6484. QETH_DBF_TEXT(trace,3,"sttso");
  6485. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6486. PRINT_WARN("Outbound TSO not supported on %s\n",
  6487. QETH_CARD_IFNAME(card));
  6488. rc = -EOPNOTSUPP;
  6489. } else {
  6490. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6491. IPA_CMD_ASS_START,0);
  6492. if (rc)
  6493. PRINT_WARN("Could not start outbound TSO "
  6494. "assist on %s: rc=%i\n",
  6495. QETH_CARD_IFNAME(card), rc);
  6496. else
  6497. PRINT_INFO("Outbound TSO enabled\n");
  6498. }
  6499. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6500. card->options.large_send = QETH_LARGE_SEND_NO;
  6501. card->dev->features &= ~ (NETIF_F_TSO | NETIF_F_SG);
  6502. }
  6503. return rc;
  6504. }
  6505. static int
  6506. qeth_start_ipassists(struct qeth_card *card)
  6507. {
  6508. QETH_DBF_TEXT(trace,3,"strtipas");
  6509. qeth_start_ipa_arp_processing(card); /* go on*/
  6510. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6511. qeth_start_ipa_source_mac(card); /* go on*/
  6512. qeth_start_ipa_vlan(card); /* go on*/
  6513. qeth_start_ipa_multicast(card); /* go on*/
  6514. qeth_start_ipa_ipv6(card); /* go on*/
  6515. qeth_start_ipa_broadcast(card); /* go on*/
  6516. qeth_start_ipa_checksum(card); /* go on*/
  6517. qeth_start_ipa_tso(card); /* go on*/
  6518. return 0;
  6519. }
  6520. static int
  6521. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6522. enum qeth_prot_versions prot)
  6523. {
  6524. int rc;
  6525. struct qeth_ipa_cmd *cmd;
  6526. struct qeth_cmd_buffer *iob;
  6527. QETH_DBF_TEXT(trace,4,"setroutg");
  6528. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6529. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6530. cmd->data.setrtg.type = (type);
  6531. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6532. return rc;
  6533. }
  6534. static void
  6535. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6536. enum qeth_prot_versions prot)
  6537. {
  6538. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6539. switch (*type) {
  6540. case NO_ROUTER:
  6541. case PRIMARY_CONNECTOR:
  6542. case SECONDARY_CONNECTOR:
  6543. case MULTICAST_ROUTER:
  6544. return;
  6545. default:
  6546. goto out_inval;
  6547. }
  6548. } else {
  6549. switch (*type) {
  6550. case NO_ROUTER:
  6551. case PRIMARY_ROUTER:
  6552. case SECONDARY_ROUTER:
  6553. return;
  6554. case MULTICAST_ROUTER:
  6555. if (qeth_is_ipafunc_supported(card, prot,
  6556. IPA_OSA_MC_ROUTER))
  6557. return;
  6558. default:
  6559. goto out_inval;
  6560. }
  6561. }
  6562. out_inval:
  6563. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6564. "Router status set to 'no router'.\n",
  6565. ((*type == PRIMARY_ROUTER)? "primary router" :
  6566. (*type == SECONDARY_ROUTER)? "secondary router" :
  6567. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6568. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6569. (*type == MULTICAST_ROUTER)? "multicast router" :
  6570. "unknown"),
  6571. card->dev->name);
  6572. *type = NO_ROUTER;
  6573. }
  6574. int
  6575. qeth_setrouting_v4(struct qeth_card *card)
  6576. {
  6577. int rc;
  6578. QETH_DBF_TEXT(trace,3,"setrtg4");
  6579. qeth_correct_routing_type(card, &card->options.route4.type,
  6580. QETH_PROT_IPV4);
  6581. rc = qeth_send_setrouting(card, card->options.route4.type,
  6582. QETH_PROT_IPV4);
  6583. if (rc) {
  6584. card->options.route4.type = NO_ROUTER;
  6585. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6586. "Type set to 'no router'.\n",
  6587. rc, QETH_CARD_IFNAME(card));
  6588. }
  6589. return rc;
  6590. }
  6591. int
  6592. qeth_setrouting_v6(struct qeth_card *card)
  6593. {
  6594. int rc = 0;
  6595. QETH_DBF_TEXT(trace,3,"setrtg6");
  6596. #ifdef CONFIG_QETH_IPV6
  6597. qeth_correct_routing_type(card, &card->options.route6.type,
  6598. QETH_PROT_IPV6);
  6599. rc = qeth_send_setrouting(card, card->options.route6.type,
  6600. QETH_PROT_IPV6);
  6601. if (rc) {
  6602. card->options.route6.type = NO_ROUTER;
  6603. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6604. "Type set to 'no router'.\n",
  6605. rc, QETH_CARD_IFNAME(card));
  6606. }
  6607. #endif
  6608. return rc;
  6609. }
  6610. int
  6611. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6612. {
  6613. int rc = 0;
  6614. if (card->dev == NULL) {
  6615. card->options.large_send = type;
  6616. return 0;
  6617. }
  6618. if (card->state == CARD_STATE_UP)
  6619. netif_tx_disable(card->dev);
  6620. card->options.large_send = type;
  6621. switch (card->options.large_send) {
  6622. case QETH_LARGE_SEND_EDDP:
  6623. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6624. break;
  6625. case QETH_LARGE_SEND_TSO:
  6626. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6627. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6628. } else {
  6629. PRINT_WARN("TSO not supported on %s. "
  6630. "large_send set to 'no'.\n",
  6631. card->dev->name);
  6632. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6633. card->options.large_send = QETH_LARGE_SEND_NO;
  6634. rc = -EOPNOTSUPP;
  6635. }
  6636. break;
  6637. default: /* includes QETH_LARGE_SEND_NO */
  6638. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6639. break;
  6640. }
  6641. if (card->state == CARD_STATE_UP)
  6642. netif_wake_queue(card->dev);
  6643. return rc;
  6644. }
  6645. /*
  6646. * softsetup card: init IPA stuff
  6647. */
  6648. static int
  6649. qeth_softsetup_card(struct qeth_card *card)
  6650. {
  6651. int rc;
  6652. QETH_DBF_TEXT(setup, 2, "softsetp");
  6653. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6654. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6655. if (rc == 0xe080){
  6656. PRINT_WARN("LAN on card %s if offline! "
  6657. "Continuing softsetup.\n",
  6658. CARD_BUS_ID(card));
  6659. card->lan_online = 0;
  6660. } else
  6661. return rc;
  6662. } else
  6663. card->lan_online = 1;
  6664. if (card->info.type==QETH_CARD_TYPE_OSN)
  6665. goto out;
  6666. qeth_set_large_send(card, card->options.large_send);
  6667. if (card->options.layer2) {
  6668. card->dev->features |=
  6669. NETIF_F_HW_VLAN_FILTER |
  6670. NETIF_F_HW_VLAN_TX |
  6671. NETIF_F_HW_VLAN_RX;
  6672. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6673. card->info.broadcast_capable=1;
  6674. if ((rc = qeth_layer2_initialize(card))) {
  6675. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6676. return rc;
  6677. }
  6678. #ifdef CONFIG_QETH_VLAN
  6679. qeth_layer2_process_vlans(card, 0);
  6680. #endif
  6681. goto out;
  6682. }
  6683. if ((rc = qeth_setadapter_parms(card)))
  6684. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6685. if ((rc = qeth_start_ipassists(card)))
  6686. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6687. if ((rc = qeth_setrouting_v4(card)))
  6688. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6689. if ((rc = qeth_setrouting_v6(card)))
  6690. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6691. out:
  6692. netif_tx_disable(card->dev);
  6693. return 0;
  6694. }
  6695. #ifdef CONFIG_QETH_IPV6
  6696. static int
  6697. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6698. unsigned long data)
  6699. {
  6700. struct qeth_ipa_cmd *cmd;
  6701. cmd = (struct qeth_ipa_cmd *) data;
  6702. if (cmd->hdr.return_code == 0)
  6703. card->info.unique_id = *((__u16 *)
  6704. &cmd->data.create_destroy_addr.unique_id[6]);
  6705. else {
  6706. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6707. UNIQUE_ID_NOT_BY_CARD;
  6708. PRINT_WARN("couldn't get a unique id from the card on device "
  6709. "%s (result=x%x), using default id. ipv6 "
  6710. "autoconfig on other lpars may lead to duplicate "
  6711. "ip addresses. please use manually "
  6712. "configured ones.\n",
  6713. CARD_BUS_ID(card), cmd->hdr.return_code);
  6714. }
  6715. return 0;
  6716. }
  6717. #endif
  6718. static int
  6719. qeth_put_unique_id(struct qeth_card *card)
  6720. {
  6721. int rc = 0;
  6722. #ifdef CONFIG_QETH_IPV6
  6723. struct qeth_cmd_buffer *iob;
  6724. struct qeth_ipa_cmd *cmd;
  6725. QETH_DBF_TEXT(trace,2,"puniqeid");
  6726. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6727. UNIQUE_ID_NOT_BY_CARD)
  6728. return -1;
  6729. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6730. QETH_PROT_IPV6);
  6731. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6732. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6733. card->info.unique_id;
  6734. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6735. card->dev->dev_addr, OSA_ADDR_LEN);
  6736. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6737. #else
  6738. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6739. UNIQUE_ID_NOT_BY_CARD;
  6740. #endif
  6741. return rc;
  6742. }
  6743. /**
  6744. * Clear IP List
  6745. */
  6746. static void
  6747. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6748. {
  6749. struct qeth_ipaddr *addr, *tmp;
  6750. unsigned long flags;
  6751. QETH_DBF_TEXT(trace,4,"clearip");
  6752. spin_lock_irqsave(&card->ip_lock, flags);
  6753. /* clear todo list */
  6754. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6755. list_del(&addr->entry);
  6756. kfree(addr);
  6757. }
  6758. while (!list_empty(&card->ip_list)) {
  6759. addr = list_entry(card->ip_list.next,
  6760. struct qeth_ipaddr, entry);
  6761. list_del_init(&addr->entry);
  6762. if (clean) {
  6763. spin_unlock_irqrestore(&card->ip_lock, flags);
  6764. qeth_deregister_addr_entry(card, addr);
  6765. spin_lock_irqsave(&card->ip_lock, flags);
  6766. }
  6767. if (!recover || addr->is_multicast) {
  6768. kfree(addr);
  6769. continue;
  6770. }
  6771. list_add_tail(&addr->entry, card->ip_tbd_list);
  6772. }
  6773. spin_unlock_irqrestore(&card->ip_lock, flags);
  6774. }
  6775. static void
  6776. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  6777. int clear_start_mask)
  6778. {
  6779. unsigned long flags;
  6780. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6781. card->thread_allowed_mask = threads;
  6782. if (clear_start_mask)
  6783. card->thread_start_mask &= threads;
  6784. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6785. wake_up(&card->wait_q);
  6786. }
  6787. static inline int
  6788. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  6789. {
  6790. unsigned long flags;
  6791. int rc = 0;
  6792. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6793. rc = (card->thread_running_mask & threads);
  6794. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6795. return rc;
  6796. }
  6797. static int
  6798. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  6799. {
  6800. return wait_event_interruptible(card->wait_q,
  6801. qeth_threads_running(card, threads) == 0);
  6802. }
  6803. static int
  6804. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  6805. {
  6806. int rc = 0;
  6807. QETH_DBF_TEXT(setup ,2,"stopcard");
  6808. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6809. qeth_set_allowed_threads(card, 0, 1);
  6810. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  6811. return -ERESTARTSYS;
  6812. if (card->read.state == CH_STATE_UP &&
  6813. card->write.state == CH_STATE_UP &&
  6814. (card->state == CARD_STATE_UP)) {
  6815. if (recovery_mode &&
  6816. card->info.type != QETH_CARD_TYPE_OSN) {
  6817. qeth_stop(card->dev);
  6818. } else {
  6819. rtnl_lock();
  6820. dev_close(card->dev);
  6821. rtnl_unlock();
  6822. }
  6823. if (!card->use_hard_stop) {
  6824. __u8 *mac = &card->dev->dev_addr[0];
  6825. rc = qeth_layer2_send_delmac(card, mac);
  6826. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  6827. if ((rc = qeth_send_stoplan(card)))
  6828. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6829. }
  6830. card->state = CARD_STATE_SOFTSETUP;
  6831. }
  6832. if (card->state == CARD_STATE_SOFTSETUP) {
  6833. #ifdef CONFIG_QETH_VLAN
  6834. if (card->options.layer2)
  6835. qeth_layer2_process_vlans(card, 1);
  6836. #endif
  6837. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  6838. qeth_clear_ipacmd_list(card);
  6839. card->state = CARD_STATE_HARDSETUP;
  6840. }
  6841. if (card->state == CARD_STATE_HARDSETUP) {
  6842. if ((!card->use_hard_stop) &&
  6843. (!card->options.layer2))
  6844. if ((rc = qeth_put_unique_id(card)))
  6845. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6846. qeth_qdio_clear_card(card, 0);
  6847. qeth_clear_qdio_buffers(card);
  6848. qeth_clear_working_pool_list(card);
  6849. card->state = CARD_STATE_DOWN;
  6850. }
  6851. if (card->state == CARD_STATE_DOWN) {
  6852. qeth_clear_cmd_buffers(&card->read);
  6853. qeth_clear_cmd_buffers(&card->write);
  6854. }
  6855. card->use_hard_stop = 0;
  6856. return rc;
  6857. }
  6858. static int
  6859. qeth_get_unique_id(struct qeth_card *card)
  6860. {
  6861. int rc = 0;
  6862. #ifdef CONFIG_QETH_IPV6
  6863. struct qeth_cmd_buffer *iob;
  6864. struct qeth_ipa_cmd *cmd;
  6865. QETH_DBF_TEXT(setup, 2, "guniqeid");
  6866. if (!qeth_is_supported(card,IPA_IPV6)) {
  6867. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6868. UNIQUE_ID_NOT_BY_CARD;
  6869. return 0;
  6870. }
  6871. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  6872. QETH_PROT_IPV6);
  6873. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6874. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6875. card->info.unique_id;
  6876. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  6877. #else
  6878. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6879. UNIQUE_ID_NOT_BY_CARD;
  6880. #endif
  6881. return rc;
  6882. }
  6883. static void
  6884. qeth_print_status_with_portname(struct qeth_card *card)
  6885. {
  6886. char dbf_text[15];
  6887. int i;
  6888. sprintf(dbf_text, "%s", card->info.portname + 1);
  6889. for (i = 0; i < 8; i++)
  6890. dbf_text[i] =
  6891. (char) _ebcasc[(__u8) dbf_text[i]];
  6892. dbf_text[8] = 0;
  6893. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  6894. "with link type %s (portname: %s)\n",
  6895. CARD_RDEV_ID(card),
  6896. CARD_WDEV_ID(card),
  6897. CARD_DDEV_ID(card),
  6898. qeth_get_cardname(card),
  6899. (card->info.mcl_level[0]) ? " (level: " : "",
  6900. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6901. (card->info.mcl_level[0]) ? ")" : "",
  6902. qeth_get_cardname_short(card),
  6903. dbf_text);
  6904. }
  6905. static void
  6906. qeth_print_status_no_portname(struct qeth_card *card)
  6907. {
  6908. if (card->info.portname[0])
  6909. printk("qeth: Device %s/%s/%s is a%s "
  6910. "card%s%s%s\nwith link type %s "
  6911. "(no portname needed by interface).\n",
  6912. CARD_RDEV_ID(card),
  6913. CARD_WDEV_ID(card),
  6914. CARD_DDEV_ID(card),
  6915. qeth_get_cardname(card),
  6916. (card->info.mcl_level[0]) ? " (level: " : "",
  6917. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6918. (card->info.mcl_level[0]) ? ")" : "",
  6919. qeth_get_cardname_short(card));
  6920. else
  6921. printk("qeth: Device %s/%s/%s is a%s "
  6922. "card%s%s%s\nwith link type %s.\n",
  6923. CARD_RDEV_ID(card),
  6924. CARD_WDEV_ID(card),
  6925. CARD_DDEV_ID(card),
  6926. qeth_get_cardname(card),
  6927. (card->info.mcl_level[0]) ? " (level: " : "",
  6928. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6929. (card->info.mcl_level[0]) ? ")" : "",
  6930. qeth_get_cardname_short(card));
  6931. }
  6932. static void
  6933. qeth_print_status_message(struct qeth_card *card)
  6934. {
  6935. switch (card->info.type) {
  6936. case QETH_CARD_TYPE_OSAE:
  6937. /* VM will use a non-zero first character
  6938. * to indicate a HiperSockets like reporting
  6939. * of the level OSA sets the first character to zero
  6940. * */
  6941. if (!card->info.mcl_level[0]) {
  6942. sprintf(card->info.mcl_level,"%02x%02x",
  6943. card->info.mcl_level[2],
  6944. card->info.mcl_level[3]);
  6945. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6946. break;
  6947. }
  6948. /* fallthrough */
  6949. case QETH_CARD_TYPE_IQD:
  6950. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  6951. card->info.mcl_level[0]];
  6952. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  6953. card->info.mcl_level[1]];
  6954. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  6955. card->info.mcl_level[2]];
  6956. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  6957. card->info.mcl_level[3]];
  6958. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6959. break;
  6960. default:
  6961. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  6962. }
  6963. if (card->info.portname_required)
  6964. qeth_print_status_with_portname(card);
  6965. else
  6966. qeth_print_status_no_portname(card);
  6967. }
  6968. static int
  6969. qeth_register_netdev(struct qeth_card *card)
  6970. {
  6971. QETH_DBF_TEXT(setup, 3, "regnetd");
  6972. if (card->dev->reg_state != NETREG_UNINITIALIZED)
  6973. return 0;
  6974. /* sysfs magic */
  6975. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  6976. return register_netdev(card->dev);
  6977. }
  6978. static void
  6979. qeth_start_again(struct qeth_card *card, int recovery_mode)
  6980. {
  6981. QETH_DBF_TEXT(setup ,2, "startag");
  6982. if (recovery_mode &&
  6983. card->info.type != QETH_CARD_TYPE_OSN) {
  6984. qeth_open(card->dev);
  6985. } else {
  6986. rtnl_lock();
  6987. dev_open(card->dev);
  6988. rtnl_unlock();
  6989. }
  6990. /* this also sets saved unicast addresses */
  6991. qeth_set_multicast_list(card->dev);
  6992. }
  6993. /* Layer 2 specific stuff */
  6994. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  6995. if (card->options.option == value) { \
  6996. PRINT_ERR("%s not supported with layer 2 " \
  6997. "functionality, ignoring option on read" \
  6998. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6999. card->options.option = reset_value; \
  7000. }
  7001. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  7002. if (card->options.option != value) { \
  7003. PRINT_ERR("%s not supported with layer 2 " \
  7004. "functionality, ignoring option on read" \
  7005. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7006. card->options.option = reset_value; \
  7007. }
  7008. static void qeth_make_parameters_consistent(struct qeth_card *card)
  7009. {
  7010. if (card->options.layer2 == 0)
  7011. return;
  7012. if (card->info.type == QETH_CARD_TYPE_OSN)
  7013. return;
  7014. if (card->info.type == QETH_CARD_TYPE_IQD) {
  7015. PRINT_ERR("Device %s does not support layer 2 functionality." \
  7016. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  7017. card->options.layer2 = 0;
  7018. return;
  7019. }
  7020. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  7021. "Routing options are");
  7022. #ifdef CONFIG_QETH_IPV6
  7023. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  7024. "Routing options are");
  7025. #endif
  7026. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  7027. QETH_CHECKSUM_DEFAULT,
  7028. "Checksumming options are");
  7029. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  7030. QETH_TR_BROADCAST_ALLRINGS,
  7031. "Broadcast mode options are");
  7032. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  7033. QETH_TR_MACADDR_NONCANONICAL,
  7034. "Canonical MAC addr options are");
  7035. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  7036. "Broadcast faking options are");
  7037. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  7038. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  7039. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  7040. }
  7041. static int
  7042. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  7043. {
  7044. struct qeth_card *card = gdev->dev.driver_data;
  7045. int rc = 0;
  7046. enum qeth_card_states recover_flag;
  7047. BUG_ON(!card);
  7048. QETH_DBF_TEXT(setup ,2, "setonlin");
  7049. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7050. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  7051. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  7052. PRINT_WARN("set_online of card %s interrupted by user!\n",
  7053. CARD_BUS_ID(card));
  7054. return -ERESTARTSYS;
  7055. }
  7056. recover_flag = card->state;
  7057. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  7058. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  7059. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  7060. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7061. return -EIO;
  7062. }
  7063. qeth_make_parameters_consistent(card);
  7064. if ((rc = qeth_hardsetup_card(card))){
  7065. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7066. goto out_remove;
  7067. }
  7068. card->state = CARD_STATE_HARDSETUP;
  7069. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  7070. rc = qeth_get_unique_id(card);
  7071. if (rc && card->options.layer2 == 0) {
  7072. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  7073. goto out_remove;
  7074. }
  7075. qeth_print_status_message(card);
  7076. if ((rc = qeth_register_netdev(card))){
  7077. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  7078. goto out_remove;
  7079. }
  7080. if ((rc = qeth_softsetup_card(card))){
  7081. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  7082. goto out_remove;
  7083. }
  7084. card->state = CARD_STATE_SOFTSETUP;
  7085. if ((rc = qeth_init_qdio_queues(card))){
  7086. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  7087. goto out_remove;
  7088. }
  7089. netif_carrier_on(card->dev);
  7090. qeth_set_allowed_threads(card, 0xffffffff, 0);
  7091. if (recover_flag == CARD_STATE_RECOVER)
  7092. qeth_start_again(card, recovery_mode);
  7093. qeth_notify_processes();
  7094. return 0;
  7095. out_remove:
  7096. card->use_hard_stop = 1;
  7097. qeth_stop_card(card, 0);
  7098. ccw_device_set_offline(CARD_DDEV(card));
  7099. ccw_device_set_offline(CARD_WDEV(card));
  7100. ccw_device_set_offline(CARD_RDEV(card));
  7101. if (recover_flag == CARD_STATE_RECOVER)
  7102. card->state = CARD_STATE_RECOVER;
  7103. else
  7104. card->state = CARD_STATE_DOWN;
  7105. return -ENODEV;
  7106. }
  7107. static int
  7108. qeth_set_online(struct ccwgroup_device *gdev)
  7109. {
  7110. return __qeth_set_online(gdev, 0);
  7111. }
  7112. static struct ccw_device_id qeth_ids[] = {
  7113. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  7114. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  7115. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  7116. {},
  7117. };
  7118. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7119. struct device *qeth_root_dev = NULL;
  7120. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7121. .owner = THIS_MODULE,
  7122. .name = "qeth",
  7123. .driver_id = 0xD8C5E3C8,
  7124. .probe = qeth_probe_device,
  7125. .remove = qeth_remove_device,
  7126. .set_online = qeth_set_online,
  7127. .set_offline = qeth_set_offline,
  7128. };
  7129. struct ccw_driver qeth_ccw_driver = {
  7130. .name = "qeth",
  7131. .ids = qeth_ids,
  7132. .probe = ccwgroup_probe_ccwdev,
  7133. .remove = ccwgroup_remove_ccwdev,
  7134. };
  7135. static void
  7136. qeth_unregister_dbf_views(void)
  7137. {
  7138. if (qeth_dbf_setup)
  7139. debug_unregister(qeth_dbf_setup);
  7140. if (qeth_dbf_qerr)
  7141. debug_unregister(qeth_dbf_qerr);
  7142. if (qeth_dbf_sense)
  7143. debug_unregister(qeth_dbf_sense);
  7144. if (qeth_dbf_misc)
  7145. debug_unregister(qeth_dbf_misc);
  7146. if (qeth_dbf_data)
  7147. debug_unregister(qeth_dbf_data);
  7148. if (qeth_dbf_control)
  7149. debug_unregister(qeth_dbf_control);
  7150. if (qeth_dbf_trace)
  7151. debug_unregister(qeth_dbf_trace);
  7152. }
  7153. static int
  7154. qeth_register_dbf_views(void)
  7155. {
  7156. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7157. QETH_DBF_SETUP_PAGES,
  7158. QETH_DBF_SETUP_NR_AREAS,
  7159. QETH_DBF_SETUP_LEN);
  7160. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7161. QETH_DBF_MISC_PAGES,
  7162. QETH_DBF_MISC_NR_AREAS,
  7163. QETH_DBF_MISC_LEN);
  7164. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7165. QETH_DBF_DATA_PAGES,
  7166. QETH_DBF_DATA_NR_AREAS,
  7167. QETH_DBF_DATA_LEN);
  7168. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7169. QETH_DBF_CONTROL_PAGES,
  7170. QETH_DBF_CONTROL_NR_AREAS,
  7171. QETH_DBF_CONTROL_LEN);
  7172. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7173. QETH_DBF_SENSE_PAGES,
  7174. QETH_DBF_SENSE_NR_AREAS,
  7175. QETH_DBF_SENSE_LEN);
  7176. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7177. QETH_DBF_QERR_PAGES,
  7178. QETH_DBF_QERR_NR_AREAS,
  7179. QETH_DBF_QERR_LEN);
  7180. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7181. QETH_DBF_TRACE_PAGES,
  7182. QETH_DBF_TRACE_NR_AREAS,
  7183. QETH_DBF_TRACE_LEN);
  7184. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7185. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7186. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7187. (qeth_dbf_trace == NULL)) {
  7188. qeth_unregister_dbf_views();
  7189. return -ENOMEM;
  7190. }
  7191. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7192. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7193. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7194. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7195. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7196. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7197. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7198. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7199. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7200. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7201. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7202. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7203. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7204. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7205. return 0;
  7206. }
  7207. #ifdef CONFIG_QETH_IPV6
  7208. extern struct neigh_table arp_tbl;
  7209. static struct neigh_ops *arp_direct_ops;
  7210. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7211. static struct neigh_ops arp_direct_ops_template = {
  7212. .family = AF_INET,
  7213. .solicit = NULL,
  7214. .error_report = NULL,
  7215. .output = dev_queue_xmit,
  7216. .connected_output = dev_queue_xmit,
  7217. .hh_output = dev_queue_xmit,
  7218. .queue_xmit = dev_queue_xmit
  7219. };
  7220. static int
  7221. qeth_arp_constructor(struct neighbour *neigh)
  7222. {
  7223. struct net_device *dev = neigh->dev;
  7224. struct in_device *in_dev;
  7225. struct neigh_parms *parms;
  7226. struct qeth_card *card;
  7227. card = qeth_get_card_from_dev(dev);
  7228. if (card == NULL)
  7229. goto out;
  7230. if((card->options.layer2) ||
  7231. (card->dev->hard_header == qeth_fake_header))
  7232. goto out;
  7233. rcu_read_lock();
  7234. in_dev = __in_dev_get_rcu(dev);
  7235. if (in_dev == NULL) {
  7236. rcu_read_unlock();
  7237. return -EINVAL;
  7238. }
  7239. parms = in_dev->arp_parms;
  7240. __neigh_parms_put(neigh->parms);
  7241. neigh->parms = neigh_parms_clone(parms);
  7242. rcu_read_unlock();
  7243. neigh->type = inet_addr_type(*(u32 *) neigh->primary_key);
  7244. neigh->nud_state = NUD_NOARP;
  7245. neigh->ops = arp_direct_ops;
  7246. neigh->output = neigh->ops->queue_xmit;
  7247. return 0;
  7248. out:
  7249. return qeth_old_arp_constructor(neigh);
  7250. }
  7251. #endif /*CONFIG_QETH_IPV6*/
  7252. /*
  7253. * IP address takeover related functions
  7254. */
  7255. static void
  7256. qeth_clear_ipato_list(struct qeth_card *card)
  7257. {
  7258. struct qeth_ipato_entry *ipatoe, *tmp;
  7259. unsigned long flags;
  7260. spin_lock_irqsave(&card->ip_lock, flags);
  7261. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7262. list_del(&ipatoe->entry);
  7263. kfree(ipatoe);
  7264. }
  7265. spin_unlock_irqrestore(&card->ip_lock, flags);
  7266. }
  7267. int
  7268. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7269. {
  7270. struct qeth_ipato_entry *ipatoe;
  7271. unsigned long flags;
  7272. int rc = 0;
  7273. QETH_DBF_TEXT(trace, 2, "addipato");
  7274. spin_lock_irqsave(&card->ip_lock, flags);
  7275. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7276. if (ipatoe->proto != new->proto)
  7277. continue;
  7278. if (!memcmp(ipatoe->addr, new->addr,
  7279. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7280. (ipatoe->mask_bits == new->mask_bits)){
  7281. PRINT_WARN("ipato entry already exists!\n");
  7282. rc = -EEXIST;
  7283. break;
  7284. }
  7285. }
  7286. if (!rc) {
  7287. list_add_tail(&new->entry, &card->ipato.entries);
  7288. }
  7289. spin_unlock_irqrestore(&card->ip_lock, flags);
  7290. return rc;
  7291. }
  7292. void
  7293. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7294. u8 *addr, int mask_bits)
  7295. {
  7296. struct qeth_ipato_entry *ipatoe, *tmp;
  7297. unsigned long flags;
  7298. QETH_DBF_TEXT(trace, 2, "delipato");
  7299. spin_lock_irqsave(&card->ip_lock, flags);
  7300. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7301. if (ipatoe->proto != proto)
  7302. continue;
  7303. if (!memcmp(ipatoe->addr, addr,
  7304. (proto == QETH_PROT_IPV4)? 4:16) &&
  7305. (ipatoe->mask_bits == mask_bits)){
  7306. list_del(&ipatoe->entry);
  7307. kfree(ipatoe);
  7308. }
  7309. }
  7310. spin_unlock_irqrestore(&card->ip_lock, flags);
  7311. }
  7312. static inline void
  7313. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7314. {
  7315. int i, j;
  7316. u8 octet;
  7317. for (i = 0; i < len; ++i){
  7318. octet = addr[i];
  7319. for (j = 7; j >= 0; --j){
  7320. bits[i*8 + j] = octet & 1;
  7321. octet >>= 1;
  7322. }
  7323. }
  7324. }
  7325. static int
  7326. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7327. {
  7328. struct qeth_ipato_entry *ipatoe;
  7329. u8 addr_bits[128] = {0, };
  7330. u8 ipatoe_bits[128] = {0, };
  7331. int rc = 0;
  7332. if (!card->ipato.enabled)
  7333. return 0;
  7334. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7335. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7336. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7337. if (addr->proto != ipatoe->proto)
  7338. continue;
  7339. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7340. (ipatoe->proto==QETH_PROT_IPV4) ?
  7341. 4:16);
  7342. if (addr->proto == QETH_PROT_IPV4)
  7343. rc = !memcmp(addr_bits, ipatoe_bits,
  7344. min(32, ipatoe->mask_bits));
  7345. else
  7346. rc = !memcmp(addr_bits, ipatoe_bits,
  7347. min(128, ipatoe->mask_bits));
  7348. if (rc)
  7349. break;
  7350. }
  7351. /* invert? */
  7352. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7353. rc = !rc;
  7354. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7355. rc = !rc;
  7356. return rc;
  7357. }
  7358. /*
  7359. * VIPA related functions
  7360. */
  7361. int
  7362. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7363. const u8 *addr)
  7364. {
  7365. struct qeth_ipaddr *ipaddr;
  7366. unsigned long flags;
  7367. int rc = 0;
  7368. ipaddr = qeth_get_addr_buffer(proto);
  7369. if (ipaddr){
  7370. if (proto == QETH_PROT_IPV4){
  7371. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7372. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7373. ipaddr->u.a4.mask = 0;
  7374. #ifdef CONFIG_QETH_IPV6
  7375. } else if (proto == QETH_PROT_IPV6){
  7376. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7377. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7378. ipaddr->u.a6.pfxlen = 0;
  7379. #endif
  7380. }
  7381. ipaddr->type = QETH_IP_TYPE_VIPA;
  7382. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7383. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7384. } else
  7385. return -ENOMEM;
  7386. spin_lock_irqsave(&card->ip_lock, flags);
  7387. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7388. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7389. rc = -EEXIST;
  7390. spin_unlock_irqrestore(&card->ip_lock, flags);
  7391. if (rc){
  7392. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7393. return rc;
  7394. }
  7395. if (!qeth_add_ip(card, ipaddr))
  7396. kfree(ipaddr);
  7397. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7398. schedule_work(&card->kernel_thread_starter);
  7399. return rc;
  7400. }
  7401. void
  7402. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7403. const u8 *addr)
  7404. {
  7405. struct qeth_ipaddr *ipaddr;
  7406. ipaddr = qeth_get_addr_buffer(proto);
  7407. if (ipaddr){
  7408. if (proto == QETH_PROT_IPV4){
  7409. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7410. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7411. ipaddr->u.a4.mask = 0;
  7412. #ifdef CONFIG_QETH_IPV6
  7413. } else if (proto == QETH_PROT_IPV6){
  7414. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7415. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7416. ipaddr->u.a6.pfxlen = 0;
  7417. #endif
  7418. }
  7419. ipaddr->type = QETH_IP_TYPE_VIPA;
  7420. } else
  7421. return;
  7422. if (!qeth_delete_ip(card, ipaddr))
  7423. kfree(ipaddr);
  7424. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7425. schedule_work(&card->kernel_thread_starter);
  7426. }
  7427. /*
  7428. * proxy ARP related functions
  7429. */
  7430. int
  7431. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7432. const u8 *addr)
  7433. {
  7434. struct qeth_ipaddr *ipaddr;
  7435. unsigned long flags;
  7436. int rc = 0;
  7437. ipaddr = qeth_get_addr_buffer(proto);
  7438. if (ipaddr){
  7439. if (proto == QETH_PROT_IPV4){
  7440. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7441. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7442. ipaddr->u.a4.mask = 0;
  7443. #ifdef CONFIG_QETH_IPV6
  7444. } else if (proto == QETH_PROT_IPV6){
  7445. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7446. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7447. ipaddr->u.a6.pfxlen = 0;
  7448. #endif
  7449. }
  7450. ipaddr->type = QETH_IP_TYPE_RXIP;
  7451. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7452. ipaddr->del_flags = 0;
  7453. } else
  7454. return -ENOMEM;
  7455. spin_lock_irqsave(&card->ip_lock, flags);
  7456. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7457. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7458. rc = -EEXIST;
  7459. spin_unlock_irqrestore(&card->ip_lock, flags);
  7460. if (rc){
  7461. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7462. return rc;
  7463. }
  7464. if (!qeth_add_ip(card, ipaddr))
  7465. kfree(ipaddr);
  7466. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7467. schedule_work(&card->kernel_thread_starter);
  7468. return 0;
  7469. }
  7470. void
  7471. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7472. const u8 *addr)
  7473. {
  7474. struct qeth_ipaddr *ipaddr;
  7475. ipaddr = qeth_get_addr_buffer(proto);
  7476. if (ipaddr){
  7477. if (proto == QETH_PROT_IPV4){
  7478. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7479. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7480. ipaddr->u.a4.mask = 0;
  7481. #ifdef CONFIG_QETH_IPV6
  7482. } else if (proto == QETH_PROT_IPV6){
  7483. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7484. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7485. ipaddr->u.a6.pfxlen = 0;
  7486. #endif
  7487. }
  7488. ipaddr->type = QETH_IP_TYPE_RXIP;
  7489. } else
  7490. return;
  7491. if (!qeth_delete_ip(card, ipaddr))
  7492. kfree(ipaddr);
  7493. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7494. schedule_work(&card->kernel_thread_starter);
  7495. }
  7496. /**
  7497. * IP event handler
  7498. */
  7499. static int
  7500. qeth_ip_event(struct notifier_block *this,
  7501. unsigned long event,void *ptr)
  7502. {
  7503. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7504. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7505. struct qeth_ipaddr *addr;
  7506. struct qeth_card *card;
  7507. QETH_DBF_TEXT(trace,3,"ipevent");
  7508. card = qeth_get_card_from_dev(dev);
  7509. if (!card)
  7510. return NOTIFY_DONE;
  7511. if (card->options.layer2)
  7512. return NOTIFY_DONE;
  7513. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7514. if (addr != NULL) {
  7515. addr->u.a4.addr = ifa->ifa_address;
  7516. addr->u.a4.mask = ifa->ifa_mask;
  7517. addr->type = QETH_IP_TYPE_NORMAL;
  7518. } else
  7519. goto out;
  7520. switch(event) {
  7521. case NETDEV_UP:
  7522. if (!qeth_add_ip(card, addr))
  7523. kfree(addr);
  7524. break;
  7525. case NETDEV_DOWN:
  7526. if (!qeth_delete_ip(card, addr))
  7527. kfree(addr);
  7528. break;
  7529. default:
  7530. break;
  7531. }
  7532. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7533. schedule_work(&card->kernel_thread_starter);
  7534. out:
  7535. return NOTIFY_DONE;
  7536. }
  7537. static struct notifier_block qeth_ip_notifier = {
  7538. qeth_ip_event,
  7539. NULL,
  7540. };
  7541. #ifdef CONFIG_QETH_IPV6
  7542. /**
  7543. * IPv6 event handler
  7544. */
  7545. static int
  7546. qeth_ip6_event(struct notifier_block *this,
  7547. unsigned long event,void *ptr)
  7548. {
  7549. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7550. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7551. struct qeth_ipaddr *addr;
  7552. struct qeth_card *card;
  7553. QETH_DBF_TEXT(trace,3,"ip6event");
  7554. card = qeth_get_card_from_dev(dev);
  7555. if (!card)
  7556. return NOTIFY_DONE;
  7557. if (!qeth_is_supported(card, IPA_IPV6))
  7558. return NOTIFY_DONE;
  7559. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7560. if (addr != NULL) {
  7561. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7562. addr->u.a6.pfxlen = ifa->prefix_len;
  7563. addr->type = QETH_IP_TYPE_NORMAL;
  7564. } else
  7565. goto out;
  7566. switch(event) {
  7567. case NETDEV_UP:
  7568. if (!qeth_add_ip(card, addr))
  7569. kfree(addr);
  7570. break;
  7571. case NETDEV_DOWN:
  7572. if (!qeth_delete_ip(card, addr))
  7573. kfree(addr);
  7574. break;
  7575. default:
  7576. break;
  7577. }
  7578. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7579. schedule_work(&card->kernel_thread_starter);
  7580. out:
  7581. return NOTIFY_DONE;
  7582. }
  7583. static struct notifier_block qeth_ip6_notifier = {
  7584. qeth_ip6_event,
  7585. NULL,
  7586. };
  7587. #endif
  7588. static int
  7589. __qeth_reboot_event_card(struct device *dev, void *data)
  7590. {
  7591. struct qeth_card *card;
  7592. card = (struct qeth_card *) dev->driver_data;
  7593. qeth_clear_ip_list(card, 0, 0);
  7594. qeth_qdio_clear_card(card, 0);
  7595. return 0;
  7596. }
  7597. static int
  7598. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7599. {
  7600. int ret;
  7601. ret = driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7602. __qeth_reboot_event_card);
  7603. return ret ? NOTIFY_BAD : NOTIFY_DONE;
  7604. }
  7605. static struct notifier_block qeth_reboot_notifier = {
  7606. qeth_reboot_event,
  7607. NULL,
  7608. };
  7609. static int
  7610. qeth_register_notifiers(void)
  7611. {
  7612. int r;
  7613. QETH_DBF_TEXT(trace,5,"regnotif");
  7614. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7615. return r;
  7616. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7617. goto out_reboot;
  7618. #ifdef CONFIG_QETH_IPV6
  7619. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7620. goto out_ipv4;
  7621. #endif
  7622. return 0;
  7623. #ifdef CONFIG_QETH_IPV6
  7624. out_ipv4:
  7625. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7626. #endif
  7627. out_reboot:
  7628. unregister_reboot_notifier(&qeth_reboot_notifier);
  7629. return r;
  7630. }
  7631. /**
  7632. * unregister all event notifiers
  7633. */
  7634. static void
  7635. qeth_unregister_notifiers(void)
  7636. {
  7637. QETH_DBF_TEXT(trace,5,"unregnot");
  7638. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7639. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7640. #ifdef CONFIG_QETH_IPV6
  7641. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7642. #endif /* QETH_IPV6 */
  7643. }
  7644. #ifdef CONFIG_QETH_IPV6
  7645. static int
  7646. qeth_ipv6_init(void)
  7647. {
  7648. qeth_old_arp_constructor = arp_tbl.constructor;
  7649. write_lock_bh(&arp_tbl.lock);
  7650. arp_tbl.constructor = qeth_arp_constructor;
  7651. write_unlock_bh(&arp_tbl.lock);
  7652. arp_direct_ops = (struct neigh_ops*)
  7653. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7654. if (!arp_direct_ops)
  7655. return -ENOMEM;
  7656. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7657. sizeof(struct neigh_ops));
  7658. return 0;
  7659. }
  7660. static void
  7661. qeth_ipv6_uninit(void)
  7662. {
  7663. write_lock_bh(&arp_tbl.lock);
  7664. arp_tbl.constructor = qeth_old_arp_constructor;
  7665. write_unlock_bh(&arp_tbl.lock);
  7666. kfree(arp_direct_ops);
  7667. }
  7668. #endif /* CONFIG_QETH_IPV6 */
  7669. static void
  7670. qeth_sysfs_unregister(void)
  7671. {
  7672. qeth_remove_driver_attributes();
  7673. ccw_driver_unregister(&qeth_ccw_driver);
  7674. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7675. s390_root_dev_unregister(qeth_root_dev);
  7676. }
  7677. /**
  7678. * register qeth at sysfs
  7679. */
  7680. static int
  7681. qeth_sysfs_register(void)
  7682. {
  7683. int rc=0;
  7684. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7685. if (rc)
  7686. return rc;
  7687. rc = ccw_driver_register(&qeth_ccw_driver);
  7688. if (rc)
  7689. return rc;
  7690. rc = qeth_create_driver_attributes();
  7691. if (rc)
  7692. return rc;
  7693. qeth_root_dev = s390_root_dev_register("qeth");
  7694. if (IS_ERR(qeth_root_dev)) {
  7695. rc = PTR_ERR(qeth_root_dev);
  7696. return rc;
  7697. }
  7698. return 0;
  7699. }
  7700. /***
  7701. * init function
  7702. */
  7703. static int __init
  7704. qeth_init(void)
  7705. {
  7706. int rc=0;
  7707. PRINT_INFO("loading %s\n", version);
  7708. INIT_LIST_HEAD(&qeth_card_list.list);
  7709. INIT_LIST_HEAD(&qeth_notify_list);
  7710. spin_lock_init(&qeth_notify_lock);
  7711. rwlock_init(&qeth_card_list.rwlock);
  7712. if (qeth_register_dbf_views())
  7713. goto out_err;
  7714. if (qeth_sysfs_register())
  7715. goto out_sysfs;
  7716. #ifdef CONFIG_QETH_IPV6
  7717. if (qeth_ipv6_init()) {
  7718. PRINT_ERR("Out of memory during ipv6 init.\n");
  7719. goto out_sysfs;
  7720. }
  7721. #endif /* QETH_IPV6 */
  7722. if (qeth_register_notifiers())
  7723. goto out_ipv6;
  7724. if (qeth_create_procfs_entries())
  7725. goto out_notifiers;
  7726. return rc;
  7727. out_notifiers:
  7728. qeth_unregister_notifiers();
  7729. out_ipv6:
  7730. #ifdef CONFIG_QETH_IPV6
  7731. qeth_ipv6_uninit();
  7732. #endif /* QETH_IPV6 */
  7733. out_sysfs:
  7734. qeth_sysfs_unregister();
  7735. qeth_unregister_dbf_views();
  7736. out_err:
  7737. PRINT_ERR("Initialization failed");
  7738. return rc;
  7739. }
  7740. static void
  7741. __exit qeth_exit(void)
  7742. {
  7743. struct qeth_card *card, *tmp;
  7744. unsigned long flags;
  7745. QETH_DBF_TEXT(trace,1, "cleanup.");
  7746. /*
  7747. * Weed would not need to clean up our devices here, because the
  7748. * common device layer calls qeth_remove_device for each device
  7749. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7750. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7751. * qeth_remove_device called by the common device layer would otherwise
  7752. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7753. * qeth_remove_device).
  7754. */
  7755. again:
  7756. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  7757. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  7758. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7759. qeth_set_offline(card->gdev);
  7760. qeth_remove_device(card->gdev);
  7761. goto again;
  7762. }
  7763. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7764. #ifdef CONFIG_QETH_IPV6
  7765. qeth_ipv6_uninit();
  7766. #endif
  7767. qeth_unregister_notifiers();
  7768. qeth_remove_procfs_entries();
  7769. qeth_sysfs_unregister();
  7770. qeth_unregister_dbf_views();
  7771. printk("qeth: removed\n");
  7772. }
  7773. EXPORT_SYMBOL(qeth_osn_register);
  7774. EXPORT_SYMBOL(qeth_osn_deregister);
  7775. EXPORT_SYMBOL(qeth_osn_assist);
  7776. module_init(qeth_init);
  7777. module_exit(qeth_exit);
  7778. MODULE_AUTHOR("Frank Pavlic <fpavlic@de.ibm.com>");
  7779. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  7780. "Copyright 2000,2003 IBM Corporation\n");
  7781. MODULE_LICENSE("GPL");