coda.c 55 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056
  1. /*
  2. * Coda multi-standard codec IP
  3. *
  4. * Copyright (C) 2012 Vista Silicon S.L.
  5. * Javier Martin, <javier.martin@vista-silicon.com>
  6. * Xavier Duret
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. */
  13. #include <linux/clk.h>
  14. #include <linux/delay.h>
  15. #include <linux/firmware.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/io.h>
  18. #include <linux/irq.h>
  19. #include <linux/module.h>
  20. #include <linux/of_device.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/slab.h>
  23. #include <linux/videodev2.h>
  24. #include <linux/of.h>
  25. #include <mach/iram.h>
  26. #include <media/v4l2-ctrls.h>
  27. #include <media/v4l2-device.h>
  28. #include <media/v4l2-ioctl.h>
  29. #include <media/v4l2-mem2mem.h>
  30. #include <media/videobuf2-core.h>
  31. #include <media/videobuf2-dma-contig.h>
  32. #include "coda.h"
  33. #define CODA_NAME "coda"
  34. #define CODA_MAX_INSTANCES 4
  35. #define CODA_FMO_BUF_SIZE 32
  36. #define CODADX6_WORK_BUF_SIZE (288 * 1024 + CODA_FMO_BUF_SIZE * 8 * 1024)
  37. #define CODA7_WORK_BUF_SIZE (512 * 1024 + CODA_FMO_BUF_SIZE * 8 * 1024)
  38. #define CODA_PARA_BUF_SIZE (10 * 1024)
  39. #define CODA_ISRAM_SIZE (2048 * 2)
  40. #define CODA7_IRAM_SIZE 0x14000 /* 81920 bytes */
  41. #define CODA_MAX_FRAMEBUFFERS 2
  42. #define MAX_W 720
  43. #define MAX_H 576
  44. #define CODA_MAX_FRAME_SIZE 0x90000
  45. #define FMO_SLICE_SAVE_BUF_SIZE (32)
  46. #define CODA_DEFAULT_GAMMA 4096
  47. #define MIN_W 176
  48. #define MIN_H 144
  49. #define MAX_W 720
  50. #define MAX_H 576
  51. #define S_ALIGN 1 /* multiple of 2 */
  52. #define W_ALIGN 1 /* multiple of 2 */
  53. #define H_ALIGN 1 /* multiple of 2 */
  54. #define fh_to_ctx(__fh) container_of(__fh, struct coda_ctx, fh)
  55. static int coda_debug;
  56. module_param(coda_debug, int, 0);
  57. MODULE_PARM_DESC(coda_debug, "Debug level (0-1)");
  58. enum {
  59. V4L2_M2M_SRC = 0,
  60. V4L2_M2M_DST = 1,
  61. };
  62. enum coda_fmt_type {
  63. CODA_FMT_ENC,
  64. CODA_FMT_RAW,
  65. };
  66. enum coda_inst_type {
  67. CODA_INST_ENCODER,
  68. CODA_INST_DECODER,
  69. };
  70. enum coda_product {
  71. CODA_DX6 = 0xf001,
  72. CODA_7541 = 0xf012,
  73. };
  74. struct coda_fmt {
  75. char *name;
  76. u32 fourcc;
  77. enum coda_fmt_type type;
  78. };
  79. struct coda_devtype {
  80. char *firmware;
  81. enum coda_product product;
  82. struct coda_fmt *formats;
  83. unsigned int num_formats;
  84. size_t workbuf_size;
  85. };
  86. /* Per-queue, driver-specific private data */
  87. struct coda_q_data {
  88. unsigned int width;
  89. unsigned int height;
  90. unsigned int sizeimage;
  91. struct coda_fmt *fmt;
  92. };
  93. struct coda_aux_buf {
  94. void *vaddr;
  95. dma_addr_t paddr;
  96. u32 size;
  97. };
  98. struct coda_dev {
  99. struct v4l2_device v4l2_dev;
  100. struct video_device vfd;
  101. struct platform_device *plat_dev;
  102. const struct coda_devtype *devtype;
  103. void __iomem *regs_base;
  104. struct clk *clk_per;
  105. struct clk *clk_ahb;
  106. struct coda_aux_buf codebuf;
  107. struct coda_aux_buf workbuf;
  108. long unsigned int iram_paddr;
  109. spinlock_t irqlock;
  110. struct mutex dev_mutex;
  111. struct v4l2_m2m_dev *m2m_dev;
  112. struct vb2_alloc_ctx *alloc_ctx;
  113. struct list_head instances;
  114. unsigned long instance_mask;
  115. struct delayed_work timeout;
  116. struct completion done;
  117. };
  118. struct coda_params {
  119. u8 rot_mode;
  120. u8 h264_intra_qp;
  121. u8 h264_inter_qp;
  122. u8 mpeg4_intra_qp;
  123. u8 mpeg4_inter_qp;
  124. u8 gop_size;
  125. int codec_mode;
  126. enum v4l2_mpeg_video_multi_slice_mode slice_mode;
  127. u32 framerate;
  128. u16 bitrate;
  129. u32 slice_max_bits;
  130. u32 slice_max_mb;
  131. };
  132. struct coda_ctx {
  133. struct coda_dev *dev;
  134. struct list_head list;
  135. int aborting;
  136. int rawstreamon;
  137. int compstreamon;
  138. u32 isequence;
  139. struct coda_q_data q_data[2];
  140. enum coda_inst_type inst_type;
  141. enum v4l2_colorspace colorspace;
  142. struct coda_params params;
  143. struct v4l2_m2m_ctx *m2m_ctx;
  144. struct v4l2_ctrl_handler ctrls;
  145. struct v4l2_fh fh;
  146. int gopcounter;
  147. char vpu_header[3][64];
  148. int vpu_header_size[3];
  149. struct coda_aux_buf parabuf;
  150. struct coda_aux_buf internal_frames[CODA_MAX_FRAMEBUFFERS];
  151. int num_internal_frames;
  152. int idx;
  153. };
  154. static inline void coda_write(struct coda_dev *dev, u32 data, u32 reg)
  155. {
  156. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  157. "%s: data=0x%x, reg=0x%x\n", __func__, data, reg);
  158. writel(data, dev->regs_base + reg);
  159. }
  160. static inline unsigned int coda_read(struct coda_dev *dev, u32 reg)
  161. {
  162. u32 data;
  163. data = readl(dev->regs_base + reg);
  164. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  165. "%s: data=0x%x, reg=0x%x\n", __func__, data, reg);
  166. return data;
  167. }
  168. static inline unsigned long coda_isbusy(struct coda_dev *dev)
  169. {
  170. return coda_read(dev, CODA_REG_BIT_BUSY);
  171. }
  172. static inline int coda_is_initialized(struct coda_dev *dev)
  173. {
  174. return (coda_read(dev, CODA_REG_BIT_CUR_PC) != 0);
  175. }
  176. static int coda_wait_timeout(struct coda_dev *dev)
  177. {
  178. unsigned long timeout = jiffies + msecs_to_jiffies(1000);
  179. while (coda_isbusy(dev)) {
  180. if (time_after(jiffies, timeout))
  181. return -ETIMEDOUT;
  182. }
  183. return 0;
  184. }
  185. static void coda_command_async(struct coda_ctx *ctx, int cmd)
  186. {
  187. struct coda_dev *dev = ctx->dev;
  188. coda_write(dev, CODA_REG_BIT_BUSY_FLAG, CODA_REG_BIT_BUSY);
  189. coda_write(dev, ctx->idx, CODA_REG_BIT_RUN_INDEX);
  190. coda_write(dev, ctx->params.codec_mode, CODA_REG_BIT_RUN_COD_STD);
  191. coda_write(dev, cmd, CODA_REG_BIT_RUN_COMMAND);
  192. }
  193. static int coda_command_sync(struct coda_ctx *ctx, int cmd)
  194. {
  195. struct coda_dev *dev = ctx->dev;
  196. coda_command_async(ctx, cmd);
  197. return coda_wait_timeout(dev);
  198. }
  199. static struct coda_q_data *get_q_data(struct coda_ctx *ctx,
  200. enum v4l2_buf_type type)
  201. {
  202. switch (type) {
  203. case V4L2_BUF_TYPE_VIDEO_OUTPUT:
  204. return &(ctx->q_data[V4L2_M2M_SRC]);
  205. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  206. return &(ctx->q_data[V4L2_M2M_DST]);
  207. default:
  208. BUG();
  209. }
  210. return NULL;
  211. }
  212. /*
  213. * Add one array of supported formats for each version of Coda:
  214. * i.MX27 -> codadx6
  215. * i.MX51 -> coda7
  216. * i.MX6 -> coda960
  217. */
  218. static struct coda_fmt codadx6_formats[] = {
  219. {
  220. .name = "YUV 4:2:0 Planar",
  221. .fourcc = V4L2_PIX_FMT_YUV420,
  222. .type = CODA_FMT_RAW,
  223. },
  224. {
  225. .name = "H264 Encoded Stream",
  226. .fourcc = V4L2_PIX_FMT_H264,
  227. .type = CODA_FMT_ENC,
  228. },
  229. {
  230. .name = "MPEG4 Encoded Stream",
  231. .fourcc = V4L2_PIX_FMT_MPEG4,
  232. .type = CODA_FMT_ENC,
  233. },
  234. };
  235. static struct coda_fmt coda7_formats[] = {
  236. {
  237. .name = "YUV 4:2:0 Planar",
  238. .fourcc = V4L2_PIX_FMT_YUV420,
  239. .type = CODA_FMT_RAW,
  240. },
  241. {
  242. .name = "H264 Encoded Stream",
  243. .fourcc = V4L2_PIX_FMT_H264,
  244. .type = CODA_FMT_ENC,
  245. },
  246. {
  247. .name = "MPEG4 Encoded Stream",
  248. .fourcc = V4L2_PIX_FMT_MPEG4,
  249. .type = CODA_FMT_ENC,
  250. },
  251. };
  252. static struct coda_fmt *find_format(struct coda_dev *dev, struct v4l2_format *f)
  253. {
  254. struct coda_fmt *formats = dev->devtype->formats;
  255. int num_formats = dev->devtype->num_formats;
  256. unsigned int k;
  257. for (k = 0; k < num_formats; k++) {
  258. if (formats[k].fourcc == f->fmt.pix.pixelformat)
  259. break;
  260. }
  261. if (k == num_formats)
  262. return NULL;
  263. return &formats[k];
  264. }
  265. /*
  266. * V4L2 ioctl() operations.
  267. */
  268. static int vidioc_querycap(struct file *file, void *priv,
  269. struct v4l2_capability *cap)
  270. {
  271. strlcpy(cap->driver, CODA_NAME, sizeof(cap->driver));
  272. strlcpy(cap->card, CODA_NAME, sizeof(cap->card));
  273. strlcpy(cap->bus_info, CODA_NAME, sizeof(cap->bus_info));
  274. /*
  275. * This is only a mem-to-mem video device. The capture and output
  276. * device capability flags are left only for backward compatibility
  277. * and are scheduled for removal.
  278. */
  279. cap->device_caps = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_VIDEO_OUTPUT |
  280. V4L2_CAP_VIDEO_M2M | V4L2_CAP_STREAMING;
  281. cap->capabilities = cap->device_caps | V4L2_CAP_DEVICE_CAPS;
  282. return 0;
  283. }
  284. static int enum_fmt(void *priv, struct v4l2_fmtdesc *f,
  285. enum coda_fmt_type type)
  286. {
  287. struct coda_ctx *ctx = fh_to_ctx(priv);
  288. struct coda_dev *dev = ctx->dev;
  289. struct coda_fmt *formats = dev->devtype->formats;
  290. struct coda_fmt *fmt;
  291. int num_formats = dev->devtype->num_formats;
  292. int i, num = 0;
  293. for (i = 0; i < num_formats; i++) {
  294. if (formats[i].type == type) {
  295. if (num == f->index)
  296. break;
  297. ++num;
  298. }
  299. }
  300. if (i < num_formats) {
  301. fmt = &formats[i];
  302. strlcpy(f->description, fmt->name, sizeof(f->description));
  303. f->pixelformat = fmt->fourcc;
  304. return 0;
  305. }
  306. /* Format not found */
  307. return -EINVAL;
  308. }
  309. static int vidioc_enum_fmt_vid_cap(struct file *file, void *priv,
  310. struct v4l2_fmtdesc *f)
  311. {
  312. return enum_fmt(priv, f, CODA_FMT_ENC);
  313. }
  314. static int vidioc_enum_fmt_vid_out(struct file *file, void *priv,
  315. struct v4l2_fmtdesc *f)
  316. {
  317. return enum_fmt(priv, f, CODA_FMT_RAW);
  318. }
  319. static int vidioc_g_fmt(struct file *file, void *priv, struct v4l2_format *f)
  320. {
  321. struct vb2_queue *vq;
  322. struct coda_q_data *q_data;
  323. struct coda_ctx *ctx = fh_to_ctx(priv);
  324. vq = v4l2_m2m_get_vq(ctx->m2m_ctx, f->type);
  325. if (!vq)
  326. return -EINVAL;
  327. q_data = get_q_data(ctx, f->type);
  328. f->fmt.pix.field = V4L2_FIELD_NONE;
  329. f->fmt.pix.pixelformat = q_data->fmt->fourcc;
  330. f->fmt.pix.width = q_data->width;
  331. f->fmt.pix.height = q_data->height;
  332. if (f->fmt.pix.pixelformat == V4L2_PIX_FMT_YUV420)
  333. f->fmt.pix.bytesperline = round_up(f->fmt.pix.width, 2);
  334. else /* encoded formats h.264/mpeg4 */
  335. f->fmt.pix.bytesperline = 0;
  336. f->fmt.pix.sizeimage = q_data->sizeimage;
  337. f->fmt.pix.colorspace = ctx->colorspace;
  338. return 0;
  339. }
  340. static int vidioc_try_fmt(struct coda_dev *dev, struct v4l2_format *f)
  341. {
  342. enum v4l2_field field;
  343. field = f->fmt.pix.field;
  344. if (field == V4L2_FIELD_ANY)
  345. field = V4L2_FIELD_NONE;
  346. else if (V4L2_FIELD_NONE != field)
  347. return -EINVAL;
  348. /* V4L2 specification suggests the driver corrects the format struct
  349. * if any of the dimensions is unsupported */
  350. f->fmt.pix.field = field;
  351. if (f->fmt.pix.pixelformat == V4L2_PIX_FMT_YUV420) {
  352. v4l_bound_align_image(&f->fmt.pix.width, MIN_W, MAX_W,
  353. W_ALIGN, &f->fmt.pix.height,
  354. MIN_H, MAX_H, H_ALIGN, S_ALIGN);
  355. f->fmt.pix.bytesperline = round_up(f->fmt.pix.width, 2);
  356. f->fmt.pix.sizeimage = f->fmt.pix.width *
  357. f->fmt.pix.height * 3 / 2;
  358. } else { /*encoded formats h.264/mpeg4 */
  359. f->fmt.pix.bytesperline = 0;
  360. f->fmt.pix.sizeimage = CODA_MAX_FRAME_SIZE;
  361. }
  362. return 0;
  363. }
  364. static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
  365. struct v4l2_format *f)
  366. {
  367. int ret;
  368. struct coda_fmt *fmt;
  369. struct coda_ctx *ctx = fh_to_ctx(priv);
  370. fmt = find_format(ctx->dev, f);
  371. /*
  372. * Since decoding support is not implemented yet do not allow
  373. * CODA_FMT_RAW formats in the capture interface.
  374. */
  375. if (!fmt || !(fmt->type == CODA_FMT_ENC))
  376. f->fmt.pix.pixelformat = V4L2_PIX_FMT_H264;
  377. f->fmt.pix.colorspace = ctx->colorspace;
  378. ret = vidioc_try_fmt(ctx->dev, f);
  379. if (ret < 0)
  380. return ret;
  381. return 0;
  382. }
  383. static int vidioc_try_fmt_vid_out(struct file *file, void *priv,
  384. struct v4l2_format *f)
  385. {
  386. struct coda_ctx *ctx = fh_to_ctx(priv);
  387. struct coda_fmt *fmt;
  388. int ret;
  389. fmt = find_format(ctx->dev, f);
  390. /*
  391. * Since decoding support is not implemented yet do not allow
  392. * CODA_FMT formats in the capture interface.
  393. */
  394. if (!fmt || !(fmt->type == CODA_FMT_RAW))
  395. f->fmt.pix.pixelformat = V4L2_PIX_FMT_YUV420;
  396. if (!f->fmt.pix.colorspace)
  397. f->fmt.pix.colorspace = V4L2_COLORSPACE_REC709;
  398. ret = vidioc_try_fmt(ctx->dev, f);
  399. if (ret < 0)
  400. return ret;
  401. return 0;
  402. }
  403. static int vidioc_s_fmt(struct coda_ctx *ctx, struct v4l2_format *f)
  404. {
  405. struct coda_q_data *q_data;
  406. struct vb2_queue *vq;
  407. int ret;
  408. vq = v4l2_m2m_get_vq(ctx->m2m_ctx, f->type);
  409. if (!vq)
  410. return -EINVAL;
  411. q_data = get_q_data(ctx, f->type);
  412. if (!q_data)
  413. return -EINVAL;
  414. if (vb2_is_busy(vq)) {
  415. v4l2_err(&ctx->dev->v4l2_dev, "%s queue busy\n", __func__);
  416. return -EBUSY;
  417. }
  418. ret = vidioc_try_fmt(ctx->dev, f);
  419. if (ret)
  420. return ret;
  421. q_data->fmt = find_format(ctx->dev, f);
  422. q_data->width = f->fmt.pix.width;
  423. q_data->height = f->fmt.pix.height;
  424. q_data->sizeimage = f->fmt.pix.sizeimage;
  425. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  426. "Setting format for type %d, wxh: %dx%d, fmt: %d\n",
  427. f->type, q_data->width, q_data->height, q_data->fmt->fourcc);
  428. return 0;
  429. }
  430. static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
  431. struct v4l2_format *f)
  432. {
  433. int ret;
  434. ret = vidioc_try_fmt_vid_cap(file, priv, f);
  435. if (ret)
  436. return ret;
  437. return vidioc_s_fmt(fh_to_ctx(priv), f);
  438. }
  439. static int vidioc_s_fmt_vid_out(struct file *file, void *priv,
  440. struct v4l2_format *f)
  441. {
  442. struct coda_ctx *ctx = fh_to_ctx(priv);
  443. int ret;
  444. ret = vidioc_try_fmt_vid_out(file, priv, f);
  445. if (ret)
  446. return ret;
  447. ret = vidioc_s_fmt(ctx, f);
  448. if (ret)
  449. ctx->colorspace = f->fmt.pix.colorspace;
  450. return ret;
  451. }
  452. static int vidioc_reqbufs(struct file *file, void *priv,
  453. struct v4l2_requestbuffers *reqbufs)
  454. {
  455. struct coda_ctx *ctx = fh_to_ctx(priv);
  456. return v4l2_m2m_reqbufs(file, ctx->m2m_ctx, reqbufs);
  457. }
  458. static int vidioc_querybuf(struct file *file, void *priv,
  459. struct v4l2_buffer *buf)
  460. {
  461. struct coda_ctx *ctx = fh_to_ctx(priv);
  462. return v4l2_m2m_querybuf(file, ctx->m2m_ctx, buf);
  463. }
  464. static int vidioc_qbuf(struct file *file, void *priv, struct v4l2_buffer *buf)
  465. {
  466. struct coda_ctx *ctx = fh_to_ctx(priv);
  467. return v4l2_m2m_qbuf(file, ctx->m2m_ctx, buf);
  468. }
  469. static int vidioc_dqbuf(struct file *file, void *priv, struct v4l2_buffer *buf)
  470. {
  471. struct coda_ctx *ctx = fh_to_ctx(priv);
  472. return v4l2_m2m_dqbuf(file, ctx->m2m_ctx, buf);
  473. }
  474. static int vidioc_streamon(struct file *file, void *priv,
  475. enum v4l2_buf_type type)
  476. {
  477. struct coda_ctx *ctx = fh_to_ctx(priv);
  478. return v4l2_m2m_streamon(file, ctx->m2m_ctx, type);
  479. }
  480. static int vidioc_streamoff(struct file *file, void *priv,
  481. enum v4l2_buf_type type)
  482. {
  483. struct coda_ctx *ctx = fh_to_ctx(priv);
  484. return v4l2_m2m_streamoff(file, ctx->m2m_ctx, type);
  485. }
  486. static const struct v4l2_ioctl_ops coda_ioctl_ops = {
  487. .vidioc_querycap = vidioc_querycap,
  488. .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
  489. .vidioc_g_fmt_vid_cap = vidioc_g_fmt,
  490. .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
  491. .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
  492. .vidioc_enum_fmt_vid_out = vidioc_enum_fmt_vid_out,
  493. .vidioc_g_fmt_vid_out = vidioc_g_fmt,
  494. .vidioc_try_fmt_vid_out = vidioc_try_fmt_vid_out,
  495. .vidioc_s_fmt_vid_out = vidioc_s_fmt_vid_out,
  496. .vidioc_reqbufs = vidioc_reqbufs,
  497. .vidioc_querybuf = vidioc_querybuf,
  498. .vidioc_qbuf = vidioc_qbuf,
  499. .vidioc_dqbuf = vidioc_dqbuf,
  500. .vidioc_streamon = vidioc_streamon,
  501. .vidioc_streamoff = vidioc_streamoff,
  502. };
  503. /*
  504. * Mem-to-mem operations.
  505. */
  506. static void coda_device_run(void *m2m_priv)
  507. {
  508. struct coda_ctx *ctx = m2m_priv;
  509. struct coda_q_data *q_data_src, *q_data_dst;
  510. struct vb2_buffer *src_buf, *dst_buf;
  511. struct coda_dev *dev = ctx->dev;
  512. int force_ipicture;
  513. int quant_param = 0;
  514. u32 picture_y, picture_cb, picture_cr;
  515. u32 pic_stream_buffer_addr, pic_stream_buffer_size;
  516. u32 dst_fourcc;
  517. src_buf = v4l2_m2m_next_src_buf(ctx->m2m_ctx);
  518. dst_buf = v4l2_m2m_next_dst_buf(ctx->m2m_ctx);
  519. q_data_src = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  520. q_data_dst = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  521. dst_fourcc = q_data_dst->fmt->fourcc;
  522. src_buf->v4l2_buf.sequence = ctx->isequence;
  523. dst_buf->v4l2_buf.sequence = ctx->isequence;
  524. ctx->isequence++;
  525. /*
  526. * Workaround coda firmware BUG that only marks the first
  527. * frame as IDR. This is a problem for some decoders that can't
  528. * recover when a frame is lost.
  529. */
  530. if (src_buf->v4l2_buf.sequence % ctx->params.gop_size) {
  531. src_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_PFRAME;
  532. src_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_KEYFRAME;
  533. } else {
  534. src_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_KEYFRAME;
  535. src_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_PFRAME;
  536. }
  537. /*
  538. * Copy headers at the beginning of the first frame for H.264 only.
  539. * In MPEG4 they are already copied by the coda.
  540. */
  541. if (src_buf->v4l2_buf.sequence == 0) {
  542. pic_stream_buffer_addr =
  543. vb2_dma_contig_plane_dma_addr(dst_buf, 0) +
  544. ctx->vpu_header_size[0] +
  545. ctx->vpu_header_size[1] +
  546. ctx->vpu_header_size[2];
  547. pic_stream_buffer_size = CODA_MAX_FRAME_SIZE -
  548. ctx->vpu_header_size[0] -
  549. ctx->vpu_header_size[1] -
  550. ctx->vpu_header_size[2];
  551. memcpy(vb2_plane_vaddr(dst_buf, 0),
  552. &ctx->vpu_header[0][0], ctx->vpu_header_size[0]);
  553. memcpy(vb2_plane_vaddr(dst_buf, 0) + ctx->vpu_header_size[0],
  554. &ctx->vpu_header[1][0], ctx->vpu_header_size[1]);
  555. memcpy(vb2_plane_vaddr(dst_buf, 0) + ctx->vpu_header_size[0] +
  556. ctx->vpu_header_size[1], &ctx->vpu_header[2][0],
  557. ctx->vpu_header_size[2]);
  558. } else {
  559. pic_stream_buffer_addr =
  560. vb2_dma_contig_plane_dma_addr(dst_buf, 0);
  561. pic_stream_buffer_size = CODA_MAX_FRAME_SIZE;
  562. }
  563. if (src_buf->v4l2_buf.flags & V4L2_BUF_FLAG_KEYFRAME) {
  564. force_ipicture = 1;
  565. switch (dst_fourcc) {
  566. case V4L2_PIX_FMT_H264:
  567. quant_param = ctx->params.h264_intra_qp;
  568. break;
  569. case V4L2_PIX_FMT_MPEG4:
  570. quant_param = ctx->params.mpeg4_intra_qp;
  571. break;
  572. default:
  573. v4l2_warn(&ctx->dev->v4l2_dev,
  574. "cannot set intra qp, fmt not supported\n");
  575. break;
  576. }
  577. } else {
  578. force_ipicture = 0;
  579. switch (dst_fourcc) {
  580. case V4L2_PIX_FMT_H264:
  581. quant_param = ctx->params.h264_inter_qp;
  582. break;
  583. case V4L2_PIX_FMT_MPEG4:
  584. quant_param = ctx->params.mpeg4_inter_qp;
  585. break;
  586. default:
  587. v4l2_warn(&ctx->dev->v4l2_dev,
  588. "cannot set inter qp, fmt not supported\n");
  589. break;
  590. }
  591. }
  592. /* submit */
  593. coda_write(dev, CODA_ROT_MIR_ENABLE | ctx->params.rot_mode, CODA_CMD_ENC_PIC_ROT_MODE);
  594. coda_write(dev, quant_param, CODA_CMD_ENC_PIC_QS);
  595. picture_y = vb2_dma_contig_plane_dma_addr(src_buf, 0);
  596. picture_cb = picture_y + q_data_src->width * q_data_src->height;
  597. picture_cr = picture_cb + q_data_src->width / 2 *
  598. q_data_src->height / 2;
  599. coda_write(dev, picture_y, CODA_CMD_ENC_PIC_SRC_ADDR_Y);
  600. coda_write(dev, picture_cb, CODA_CMD_ENC_PIC_SRC_ADDR_CB);
  601. coda_write(dev, picture_cr, CODA_CMD_ENC_PIC_SRC_ADDR_CR);
  602. coda_write(dev, force_ipicture << 1 & 0x2,
  603. CODA_CMD_ENC_PIC_OPTION);
  604. coda_write(dev, pic_stream_buffer_addr, CODA_CMD_ENC_PIC_BB_START);
  605. coda_write(dev, pic_stream_buffer_size / 1024,
  606. CODA_CMD_ENC_PIC_BB_SIZE);
  607. if (dev->devtype->product == CODA_7541) {
  608. coda_write(dev, CODA7_USE_BIT_ENABLE | CODA7_USE_HOST_BIT_ENABLE |
  609. CODA7_USE_ME_ENABLE | CODA7_USE_HOST_ME_ENABLE,
  610. CODA7_REG_BIT_AXI_SRAM_USE);
  611. }
  612. /* 1 second timeout in case CODA locks up */
  613. schedule_delayed_work(&dev->timeout, HZ);
  614. INIT_COMPLETION(dev->done);
  615. coda_command_async(ctx, CODA_COMMAND_PIC_RUN);
  616. }
  617. static int coda_job_ready(void *m2m_priv)
  618. {
  619. struct coda_ctx *ctx = m2m_priv;
  620. /*
  621. * For both 'P' and 'key' frame cases 1 picture
  622. * and 1 frame are needed.
  623. */
  624. if (!v4l2_m2m_num_src_bufs_ready(ctx->m2m_ctx) ||
  625. !v4l2_m2m_num_dst_bufs_ready(ctx->m2m_ctx)) {
  626. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  627. "not ready: not enough video buffers.\n");
  628. return 0;
  629. }
  630. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  631. "job ready\n");
  632. return 1;
  633. }
  634. static void coda_job_abort(void *priv)
  635. {
  636. struct coda_ctx *ctx = priv;
  637. struct coda_dev *dev = ctx->dev;
  638. ctx->aborting = 1;
  639. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  640. "Aborting task\n");
  641. v4l2_m2m_job_finish(dev->m2m_dev, ctx->m2m_ctx);
  642. }
  643. static void coda_lock(void *m2m_priv)
  644. {
  645. struct coda_ctx *ctx = m2m_priv;
  646. struct coda_dev *pcdev = ctx->dev;
  647. mutex_lock(&pcdev->dev_mutex);
  648. }
  649. static void coda_unlock(void *m2m_priv)
  650. {
  651. struct coda_ctx *ctx = m2m_priv;
  652. struct coda_dev *pcdev = ctx->dev;
  653. mutex_unlock(&pcdev->dev_mutex);
  654. }
  655. static struct v4l2_m2m_ops coda_m2m_ops = {
  656. .device_run = coda_device_run,
  657. .job_ready = coda_job_ready,
  658. .job_abort = coda_job_abort,
  659. .lock = coda_lock,
  660. .unlock = coda_unlock,
  661. };
  662. static void set_default_params(struct coda_ctx *ctx)
  663. {
  664. struct coda_dev *dev = ctx->dev;
  665. ctx->params.codec_mode = CODA_MODE_INVALID;
  666. ctx->colorspace = V4L2_COLORSPACE_REC709;
  667. ctx->params.framerate = 30;
  668. ctx->aborting = 0;
  669. /* Default formats for output and input queues */
  670. ctx->q_data[V4L2_M2M_SRC].fmt = &dev->devtype->formats[0];
  671. ctx->q_data[V4L2_M2M_DST].fmt = &dev->devtype->formats[1];
  672. ctx->q_data[V4L2_M2M_SRC].width = MAX_W;
  673. ctx->q_data[V4L2_M2M_SRC].height = MAX_H;
  674. ctx->q_data[V4L2_M2M_SRC].sizeimage = (MAX_W * MAX_H * 3) / 2;
  675. ctx->q_data[V4L2_M2M_DST].width = MAX_W;
  676. ctx->q_data[V4L2_M2M_DST].height = MAX_H;
  677. ctx->q_data[V4L2_M2M_DST].sizeimage = CODA_MAX_FRAME_SIZE;
  678. }
  679. /*
  680. * Queue operations
  681. */
  682. static int coda_queue_setup(struct vb2_queue *vq,
  683. const struct v4l2_format *fmt,
  684. unsigned int *nbuffers, unsigned int *nplanes,
  685. unsigned int sizes[], void *alloc_ctxs[])
  686. {
  687. struct coda_ctx *ctx = vb2_get_drv_priv(vq);
  688. unsigned int size;
  689. if (vq->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) {
  690. if (fmt)
  691. size = fmt->fmt.pix.width *
  692. fmt->fmt.pix.height * 3 / 2;
  693. else
  694. size = MAX_W *
  695. MAX_H * 3 / 2;
  696. } else {
  697. size = CODA_MAX_FRAME_SIZE;
  698. }
  699. *nplanes = 1;
  700. sizes[0] = size;
  701. alloc_ctxs[0] = ctx->dev->alloc_ctx;
  702. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  703. "get %d buffer(s) of size %d each.\n", *nbuffers, size);
  704. return 0;
  705. }
  706. static int coda_buf_prepare(struct vb2_buffer *vb)
  707. {
  708. struct coda_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  709. struct coda_q_data *q_data;
  710. q_data = get_q_data(ctx, vb->vb2_queue->type);
  711. if (vb2_plane_size(vb, 0) < q_data->sizeimage) {
  712. v4l2_warn(&ctx->dev->v4l2_dev,
  713. "%s data will not fit into plane (%lu < %lu)\n",
  714. __func__, vb2_plane_size(vb, 0),
  715. (long)q_data->sizeimage);
  716. return -EINVAL;
  717. }
  718. vb2_set_plane_payload(vb, 0, q_data->sizeimage);
  719. return 0;
  720. }
  721. static void coda_buf_queue(struct vb2_buffer *vb)
  722. {
  723. struct coda_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  724. v4l2_m2m_buf_queue(ctx->m2m_ctx, vb);
  725. }
  726. static void coda_wait_prepare(struct vb2_queue *q)
  727. {
  728. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  729. coda_unlock(ctx);
  730. }
  731. static void coda_wait_finish(struct vb2_queue *q)
  732. {
  733. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  734. coda_lock(ctx);
  735. }
  736. static void coda_free_framebuffers(struct coda_ctx *ctx)
  737. {
  738. int i;
  739. for (i = 0; i < CODA_MAX_FRAMEBUFFERS; i++) {
  740. if (ctx->internal_frames[i].vaddr) {
  741. dma_free_coherent(&ctx->dev->plat_dev->dev,
  742. ctx->internal_frames[i].size,
  743. ctx->internal_frames[i].vaddr,
  744. ctx->internal_frames[i].paddr);
  745. ctx->internal_frames[i].vaddr = NULL;
  746. }
  747. }
  748. }
  749. static int coda_alloc_framebuffers(struct coda_ctx *ctx, struct coda_q_data *q_data, u32 fourcc)
  750. {
  751. struct coda_dev *dev = ctx->dev;
  752. int height = q_data->height;
  753. int width = q_data->width;
  754. u32 *p;
  755. int i;
  756. /* Allocate frame buffers */
  757. ctx->num_internal_frames = CODA_MAX_FRAMEBUFFERS;
  758. for (i = 0; i < ctx->num_internal_frames; i++) {
  759. ctx->internal_frames[i].size = q_data->sizeimage;
  760. if (fourcc == V4L2_PIX_FMT_H264 && dev->devtype->product != CODA_DX6)
  761. ctx->internal_frames[i].size += width / 2 * height / 2;
  762. ctx->internal_frames[i].vaddr = dma_alloc_coherent(
  763. &dev->plat_dev->dev, ctx->internal_frames[i].size,
  764. &ctx->internal_frames[i].paddr, GFP_KERNEL);
  765. if (!ctx->internal_frames[i].vaddr) {
  766. coda_free_framebuffers(ctx);
  767. return -ENOMEM;
  768. }
  769. }
  770. /* Register frame buffers in the parameter buffer */
  771. p = ctx->parabuf.vaddr;
  772. if (dev->devtype->product == CODA_DX6) {
  773. for (i = 0; i < ctx->num_internal_frames; i++) {
  774. p[i * 3] = ctx->internal_frames[i].paddr; /* Y */
  775. p[i * 3 + 1] = p[i * 3] + width * height; /* Cb */
  776. p[i * 3 + 2] = p[i * 3 + 1] + width / 2 * height / 2; /* Cr */
  777. }
  778. } else {
  779. for (i = 0; i < ctx->num_internal_frames; i += 2) {
  780. p[i * 3 + 1] = ctx->internal_frames[i].paddr; /* Y */
  781. p[i * 3] = p[i * 3 + 1] + width * height; /* Cb */
  782. p[i * 3 + 3] = p[i * 3] + (width / 2) * (height / 2); /* Cr */
  783. if (fourcc == V4L2_PIX_FMT_H264)
  784. p[96 + i + 1] = p[i * 3 + 3] + (width / 2) * (height / 2);
  785. if (i + 1 < ctx->num_internal_frames) {
  786. p[i * 3 + 2] = ctx->internal_frames[i+1].paddr; /* Y */
  787. p[i * 3 + 5] = p[i * 3 + 2] + width * height ; /* Cb */
  788. p[i * 3 + 4] = p[i * 3 + 5] + (width / 2) * (height / 2); /* Cr */
  789. if (fourcc == V4L2_PIX_FMT_H264)
  790. p[96 + i] = p[i * 3 + 4] + (width / 2) * (height / 2);
  791. }
  792. }
  793. }
  794. return 0;
  795. }
  796. static int coda_start_streaming(struct vb2_queue *q, unsigned int count)
  797. {
  798. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  799. struct v4l2_device *v4l2_dev = &ctx->dev->v4l2_dev;
  800. u32 bitstream_buf, bitstream_size;
  801. struct coda_dev *dev = ctx->dev;
  802. struct coda_q_data *q_data_src, *q_data_dst;
  803. struct vb2_buffer *buf;
  804. u32 dst_fourcc;
  805. u32 value;
  806. int ret;
  807. if (count < 1)
  808. return -EINVAL;
  809. if (q->type == V4L2_BUF_TYPE_VIDEO_OUTPUT)
  810. ctx->rawstreamon = 1;
  811. else
  812. ctx->compstreamon = 1;
  813. /* Don't start the coda unless both queues are on */
  814. if (!(ctx->rawstreamon & ctx->compstreamon))
  815. return 0;
  816. if (coda_isbusy(dev))
  817. if (wait_for_completion_interruptible_timeout(&dev->done, HZ) <= 0)
  818. return -EBUSY;
  819. ctx->gopcounter = ctx->params.gop_size - 1;
  820. q_data_src = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  821. buf = v4l2_m2m_next_dst_buf(ctx->m2m_ctx);
  822. bitstream_buf = vb2_dma_contig_plane_dma_addr(buf, 0);
  823. q_data_dst = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  824. bitstream_size = q_data_dst->sizeimage;
  825. dst_fourcc = q_data_dst->fmt->fourcc;
  826. /* Find out whether coda must encode or decode */
  827. if (q_data_src->fmt->type == CODA_FMT_RAW &&
  828. q_data_dst->fmt->type == CODA_FMT_ENC) {
  829. ctx->inst_type = CODA_INST_ENCODER;
  830. } else if (q_data_src->fmt->type == CODA_FMT_ENC &&
  831. q_data_dst->fmt->type == CODA_FMT_RAW) {
  832. ctx->inst_type = CODA_INST_DECODER;
  833. v4l2_err(v4l2_dev, "decoding not supported.\n");
  834. return -EINVAL;
  835. } else {
  836. v4l2_err(v4l2_dev, "couldn't tell instance type.\n");
  837. return -EINVAL;
  838. }
  839. if (!coda_is_initialized(dev)) {
  840. v4l2_err(v4l2_dev, "coda is not initialized.\n");
  841. return -EFAULT;
  842. }
  843. coda_write(dev, ctx->parabuf.paddr, CODA_REG_BIT_PARA_BUF_ADDR);
  844. coda_write(dev, bitstream_buf, CODA_REG_BIT_RD_PTR(ctx->idx));
  845. coda_write(dev, bitstream_buf, CODA_REG_BIT_WR_PTR(ctx->idx));
  846. switch (dev->devtype->product) {
  847. case CODA_DX6:
  848. coda_write(dev, CODADX6_STREAM_BUF_DYNALLOC_EN |
  849. CODADX6_STREAM_BUF_PIC_RESET, CODA_REG_BIT_STREAM_CTRL);
  850. break;
  851. default:
  852. coda_write(dev, CODA7_STREAM_BUF_DYNALLOC_EN |
  853. CODA7_STREAM_BUF_PIC_RESET, CODA_REG_BIT_STREAM_CTRL);
  854. }
  855. if (dev->devtype->product == CODA_DX6) {
  856. /* Configure the coda */
  857. coda_write(dev, dev->iram_paddr, CODADX6_REG_BIT_SEARCH_RAM_BASE_ADDR);
  858. }
  859. /* Could set rotation here if needed */
  860. switch (dev->devtype->product) {
  861. case CODA_DX6:
  862. value = (q_data_src->width & CODADX6_PICWIDTH_MASK) << CODADX6_PICWIDTH_OFFSET;
  863. break;
  864. default:
  865. value = (q_data_src->width & CODA7_PICWIDTH_MASK) << CODA7_PICWIDTH_OFFSET;
  866. }
  867. value |= (q_data_src->height & CODA_PICHEIGHT_MASK) << CODA_PICHEIGHT_OFFSET;
  868. coda_write(dev, value, CODA_CMD_ENC_SEQ_SRC_SIZE);
  869. coda_write(dev, ctx->params.framerate,
  870. CODA_CMD_ENC_SEQ_SRC_F_RATE);
  871. switch (dst_fourcc) {
  872. case V4L2_PIX_FMT_MPEG4:
  873. if (dev->devtype->product == CODA_DX6)
  874. ctx->params.codec_mode = CODADX6_MODE_ENCODE_MP4;
  875. else
  876. ctx->params.codec_mode = CODA7_MODE_ENCODE_MP4;
  877. coda_write(dev, CODA_STD_MPEG4, CODA_CMD_ENC_SEQ_COD_STD);
  878. coda_write(dev, 0, CODA_CMD_ENC_SEQ_MP4_PARA);
  879. break;
  880. case V4L2_PIX_FMT_H264:
  881. if (dev->devtype->product == CODA_DX6)
  882. ctx->params.codec_mode = CODADX6_MODE_ENCODE_H264;
  883. else
  884. ctx->params.codec_mode = CODA7_MODE_ENCODE_H264;
  885. coda_write(dev, CODA_STD_H264, CODA_CMD_ENC_SEQ_COD_STD);
  886. coda_write(dev, 0, CODA_CMD_ENC_SEQ_264_PARA);
  887. break;
  888. default:
  889. v4l2_err(v4l2_dev,
  890. "dst format (0x%08x) invalid.\n", dst_fourcc);
  891. return -EINVAL;
  892. }
  893. switch (ctx->params.slice_mode) {
  894. case V4L2_MPEG_VIDEO_MULTI_SLICE_MODE_SINGLE:
  895. value = 0;
  896. break;
  897. case V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_MB:
  898. value = (ctx->params.slice_max_mb & CODA_SLICING_SIZE_MASK) << CODA_SLICING_SIZE_OFFSET;
  899. value |= (1 & CODA_SLICING_UNIT_MASK) << CODA_SLICING_UNIT_OFFSET;
  900. value |= 1 & CODA_SLICING_MODE_MASK;
  901. break;
  902. case V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_BYTES:
  903. value = (ctx->params.slice_max_bits & CODA_SLICING_SIZE_MASK) << CODA_SLICING_SIZE_OFFSET;
  904. value |= (0 & CODA_SLICING_UNIT_MASK) << CODA_SLICING_UNIT_OFFSET;
  905. value |= 1 & CODA_SLICING_MODE_MASK;
  906. break;
  907. }
  908. coda_write(dev, value, CODA_CMD_ENC_SEQ_SLICE_MODE);
  909. value = ctx->params.gop_size & CODA_GOP_SIZE_MASK;
  910. coda_write(dev, value, CODA_CMD_ENC_SEQ_GOP_SIZE);
  911. if (ctx->params.bitrate) {
  912. /* Rate control enabled */
  913. value = (ctx->params.bitrate & CODA_RATECONTROL_BITRATE_MASK) << CODA_RATECONTROL_BITRATE_OFFSET;
  914. value |= 1 & CODA_RATECONTROL_ENABLE_MASK;
  915. } else {
  916. value = 0;
  917. }
  918. coda_write(dev, value, CODA_CMD_ENC_SEQ_RC_PARA);
  919. coda_write(dev, 0, CODA_CMD_ENC_SEQ_RC_BUF_SIZE);
  920. coda_write(dev, 0, CODA_CMD_ENC_SEQ_INTRA_REFRESH);
  921. coda_write(dev, bitstream_buf, CODA_CMD_ENC_SEQ_BB_START);
  922. coda_write(dev, bitstream_size / 1024, CODA_CMD_ENC_SEQ_BB_SIZE);
  923. /* set default gamma */
  924. value = (CODA_DEFAULT_GAMMA & CODA_GAMMA_MASK) << CODA_GAMMA_OFFSET;
  925. coda_write(dev, value, CODA_CMD_ENC_SEQ_RC_GAMMA);
  926. value = (CODA_DEFAULT_GAMMA > 0) << CODA_OPTION_GAMMA_OFFSET;
  927. value |= (0 & CODA_OPTION_SLICEREPORT_MASK) << CODA_OPTION_SLICEREPORT_OFFSET;
  928. coda_write(dev, value, CODA_CMD_ENC_SEQ_OPTION);
  929. if (dst_fourcc == V4L2_PIX_FMT_H264) {
  930. value = (FMO_SLICE_SAVE_BUF_SIZE << 7);
  931. value |= (0 & CODA_FMOPARAM_TYPE_MASK) << CODA_FMOPARAM_TYPE_OFFSET;
  932. value |= 0 & CODA_FMOPARAM_SLICENUM_MASK;
  933. if (dev->devtype->product == CODA_DX6) {
  934. coda_write(dev, value, CODADX6_CMD_ENC_SEQ_FMO);
  935. } else {
  936. coda_write(dev, dev->iram_paddr, CODA7_CMD_ENC_SEQ_SEARCH_BASE);
  937. coda_write(dev, 48 * 1024, CODA7_CMD_ENC_SEQ_SEARCH_SIZE);
  938. }
  939. }
  940. if (coda_command_sync(ctx, CODA_COMMAND_SEQ_INIT)) {
  941. v4l2_err(v4l2_dev, "CODA_COMMAND_SEQ_INIT timeout\n");
  942. return -ETIMEDOUT;
  943. }
  944. if (coda_read(dev, CODA_RET_ENC_SEQ_SUCCESS) == 0)
  945. return -EFAULT;
  946. ret = coda_alloc_framebuffers(ctx, q_data_src, dst_fourcc);
  947. if (ret < 0)
  948. return ret;
  949. coda_write(dev, ctx->num_internal_frames, CODA_CMD_SET_FRAME_BUF_NUM);
  950. coda_write(dev, round_up(q_data_src->width, 8), CODA_CMD_SET_FRAME_BUF_STRIDE);
  951. if (dev->devtype->product != CODA_DX6) {
  952. coda_write(dev, round_up(q_data_src->width, 8), CODA7_CMD_SET_FRAME_SOURCE_BUF_STRIDE);
  953. coda_write(dev, dev->iram_paddr + 48 * 1024, CODA7_CMD_SET_FRAME_AXI_DBKY_ADDR);
  954. coda_write(dev, dev->iram_paddr + 53 * 1024, CODA7_CMD_SET_FRAME_AXI_DBKC_ADDR);
  955. coda_write(dev, dev->iram_paddr + 58 * 1024, CODA7_CMD_SET_FRAME_AXI_BIT_ADDR);
  956. coda_write(dev, dev->iram_paddr + 68 * 1024, CODA7_CMD_SET_FRAME_AXI_IPACDC_ADDR);
  957. coda_write(dev, 0x0, CODA7_CMD_SET_FRAME_AXI_OVL_ADDR);
  958. }
  959. if (coda_command_sync(ctx, CODA_COMMAND_SET_FRAME_BUF)) {
  960. v4l2_err(v4l2_dev, "CODA_COMMAND_SET_FRAME_BUF timeout\n");
  961. return -ETIMEDOUT;
  962. }
  963. /* Save stream headers */
  964. buf = v4l2_m2m_next_dst_buf(ctx->m2m_ctx);
  965. switch (dst_fourcc) {
  966. case V4L2_PIX_FMT_H264:
  967. /*
  968. * Get SPS in the first frame and copy it to an
  969. * intermediate buffer.
  970. */
  971. coda_write(dev, vb2_dma_contig_plane_dma_addr(buf, 0), CODA_CMD_ENC_HEADER_BB_START);
  972. coda_write(dev, bitstream_size, CODA_CMD_ENC_HEADER_BB_SIZE);
  973. coda_write(dev, CODA_HEADER_H264_SPS, CODA_CMD_ENC_HEADER_CODE);
  974. if (coda_command_sync(ctx, CODA_COMMAND_ENCODE_HEADER)) {
  975. v4l2_err(v4l2_dev, "CODA_COMMAND_ENCODE_HEADER timeout\n");
  976. return -ETIMEDOUT;
  977. }
  978. ctx->vpu_header_size[0] = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->idx)) -
  979. coda_read(dev, CODA_CMD_ENC_HEADER_BB_START);
  980. memcpy(&ctx->vpu_header[0][0], vb2_plane_vaddr(buf, 0),
  981. ctx->vpu_header_size[0]);
  982. /*
  983. * Get PPS in the first frame and copy it to an
  984. * intermediate buffer.
  985. */
  986. coda_write(dev, vb2_dma_contig_plane_dma_addr(buf, 0), CODA_CMD_ENC_HEADER_BB_START);
  987. coda_write(dev, bitstream_size, CODA_CMD_ENC_HEADER_BB_SIZE);
  988. coda_write(dev, CODA_HEADER_H264_PPS, CODA_CMD_ENC_HEADER_CODE);
  989. if (coda_command_sync(ctx, CODA_COMMAND_ENCODE_HEADER)) {
  990. v4l2_err(v4l2_dev, "CODA_COMMAND_ENCODE_HEADER timeout\n");
  991. return -ETIMEDOUT;
  992. }
  993. ctx->vpu_header_size[1] = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->idx)) -
  994. coda_read(dev, CODA_CMD_ENC_HEADER_BB_START);
  995. memcpy(&ctx->vpu_header[1][0], vb2_plane_vaddr(buf, 0),
  996. ctx->vpu_header_size[1]);
  997. ctx->vpu_header_size[2] = 0;
  998. break;
  999. case V4L2_PIX_FMT_MPEG4:
  1000. /*
  1001. * Get VOS in the first frame and copy it to an
  1002. * intermediate buffer
  1003. */
  1004. coda_write(dev, vb2_dma_contig_plane_dma_addr(buf, 0), CODA_CMD_ENC_HEADER_BB_START);
  1005. coda_write(dev, bitstream_size, CODA_CMD_ENC_HEADER_BB_SIZE);
  1006. coda_write(dev, CODA_HEADER_MP4V_VOS, CODA_CMD_ENC_HEADER_CODE);
  1007. if (coda_command_sync(ctx, CODA_COMMAND_ENCODE_HEADER)) {
  1008. v4l2_err(v4l2_dev, "CODA_COMMAND_ENCODE_HEADER timeout\n");
  1009. return -ETIMEDOUT;
  1010. }
  1011. ctx->vpu_header_size[0] = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->idx)) -
  1012. coda_read(dev, CODA_CMD_ENC_HEADER_BB_START);
  1013. memcpy(&ctx->vpu_header[0][0], vb2_plane_vaddr(buf, 0),
  1014. ctx->vpu_header_size[0]);
  1015. coda_write(dev, vb2_dma_contig_plane_dma_addr(buf, 0), CODA_CMD_ENC_HEADER_BB_START);
  1016. coda_write(dev, bitstream_size, CODA_CMD_ENC_HEADER_BB_SIZE);
  1017. coda_write(dev, CODA_HEADER_MP4V_VIS, CODA_CMD_ENC_HEADER_CODE);
  1018. if (coda_command_sync(ctx, CODA_COMMAND_ENCODE_HEADER)) {
  1019. v4l2_err(v4l2_dev, "CODA_COMMAND_ENCODE_HEADER failed\n");
  1020. return -ETIMEDOUT;
  1021. }
  1022. ctx->vpu_header_size[1] = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->idx)) -
  1023. coda_read(dev, CODA_CMD_ENC_HEADER_BB_START);
  1024. memcpy(&ctx->vpu_header[1][0], vb2_plane_vaddr(buf, 0),
  1025. ctx->vpu_header_size[1]);
  1026. coda_write(dev, vb2_dma_contig_plane_dma_addr(buf, 0), CODA_CMD_ENC_HEADER_BB_START);
  1027. coda_write(dev, bitstream_size, CODA_CMD_ENC_HEADER_BB_SIZE);
  1028. coda_write(dev, CODA_HEADER_MP4V_VOL, CODA_CMD_ENC_HEADER_CODE);
  1029. if (coda_command_sync(ctx, CODA_COMMAND_ENCODE_HEADER)) {
  1030. v4l2_err(v4l2_dev, "CODA_COMMAND_ENCODE_HEADER failed\n");
  1031. return -ETIMEDOUT;
  1032. }
  1033. ctx->vpu_header_size[2] = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->idx)) -
  1034. coda_read(dev, CODA_CMD_ENC_HEADER_BB_START);
  1035. memcpy(&ctx->vpu_header[2][0], vb2_plane_vaddr(buf, 0),
  1036. ctx->vpu_header_size[2]);
  1037. break;
  1038. default:
  1039. /* No more formats need to save headers at the moment */
  1040. break;
  1041. }
  1042. return 0;
  1043. }
  1044. static int coda_stop_streaming(struct vb2_queue *q)
  1045. {
  1046. struct coda_ctx *ctx = vb2_get_drv_priv(q);
  1047. struct coda_dev *dev = ctx->dev;
  1048. if (q->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) {
  1049. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1050. "%s: output\n", __func__);
  1051. ctx->rawstreamon = 0;
  1052. } else {
  1053. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1054. "%s: capture\n", __func__);
  1055. ctx->compstreamon = 0;
  1056. }
  1057. /* Don't stop the coda unless both queues are off */
  1058. if (ctx->rawstreamon || ctx->compstreamon)
  1059. return 0;
  1060. if (coda_isbusy(dev)) {
  1061. if (wait_for_completion_interruptible_timeout(&dev->done, HZ) <= 0) {
  1062. v4l2_warn(&dev->v4l2_dev,
  1063. "%s: timeout, sending SEQ_END anyway\n", __func__);
  1064. }
  1065. }
  1066. cancel_delayed_work(&dev->timeout);
  1067. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  1068. "%s: sent command 'SEQ_END' to coda\n", __func__);
  1069. if (coda_command_sync(ctx, CODA_COMMAND_SEQ_END)) {
  1070. v4l2_err(&dev->v4l2_dev,
  1071. "CODA_COMMAND_SEQ_END failed\n");
  1072. return -ETIMEDOUT;
  1073. }
  1074. coda_free_framebuffers(ctx);
  1075. return 0;
  1076. }
  1077. static struct vb2_ops coda_qops = {
  1078. .queue_setup = coda_queue_setup,
  1079. .buf_prepare = coda_buf_prepare,
  1080. .buf_queue = coda_buf_queue,
  1081. .wait_prepare = coda_wait_prepare,
  1082. .wait_finish = coda_wait_finish,
  1083. .start_streaming = coda_start_streaming,
  1084. .stop_streaming = coda_stop_streaming,
  1085. };
  1086. static int coda_s_ctrl(struct v4l2_ctrl *ctrl)
  1087. {
  1088. struct coda_ctx *ctx =
  1089. container_of(ctrl->handler, struct coda_ctx, ctrls);
  1090. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1091. "s_ctrl: id = %d, val = %d\n", ctrl->id, ctrl->val);
  1092. switch (ctrl->id) {
  1093. case V4L2_CID_HFLIP:
  1094. if (ctrl->val)
  1095. ctx->params.rot_mode |= CODA_MIR_HOR;
  1096. else
  1097. ctx->params.rot_mode &= ~CODA_MIR_HOR;
  1098. break;
  1099. case V4L2_CID_VFLIP:
  1100. if (ctrl->val)
  1101. ctx->params.rot_mode |= CODA_MIR_VER;
  1102. else
  1103. ctx->params.rot_mode &= ~CODA_MIR_VER;
  1104. break;
  1105. case V4L2_CID_MPEG_VIDEO_BITRATE:
  1106. ctx->params.bitrate = ctrl->val / 1000;
  1107. break;
  1108. case V4L2_CID_MPEG_VIDEO_GOP_SIZE:
  1109. ctx->params.gop_size = ctrl->val;
  1110. break;
  1111. case V4L2_CID_MPEG_VIDEO_H264_I_FRAME_QP:
  1112. ctx->params.h264_intra_qp = ctrl->val;
  1113. break;
  1114. case V4L2_CID_MPEG_VIDEO_H264_P_FRAME_QP:
  1115. ctx->params.h264_inter_qp = ctrl->val;
  1116. break;
  1117. case V4L2_CID_MPEG_VIDEO_MPEG4_I_FRAME_QP:
  1118. ctx->params.mpeg4_intra_qp = ctrl->val;
  1119. break;
  1120. case V4L2_CID_MPEG_VIDEO_MPEG4_P_FRAME_QP:
  1121. ctx->params.mpeg4_inter_qp = ctrl->val;
  1122. break;
  1123. case V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MODE:
  1124. ctx->params.slice_mode = ctrl->val;
  1125. break;
  1126. case V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_MB:
  1127. ctx->params.slice_max_mb = ctrl->val;
  1128. break;
  1129. case V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_BYTES:
  1130. ctx->params.slice_max_bits = ctrl->val * 8;
  1131. break;
  1132. case V4L2_CID_MPEG_VIDEO_HEADER_MODE:
  1133. break;
  1134. default:
  1135. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1136. "Invalid control, id=%d, val=%d\n",
  1137. ctrl->id, ctrl->val);
  1138. return -EINVAL;
  1139. }
  1140. return 0;
  1141. }
  1142. static struct v4l2_ctrl_ops coda_ctrl_ops = {
  1143. .s_ctrl = coda_s_ctrl,
  1144. };
  1145. static int coda_ctrls_setup(struct coda_ctx *ctx)
  1146. {
  1147. v4l2_ctrl_handler_init(&ctx->ctrls, 9);
  1148. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1149. V4L2_CID_HFLIP, 0, 1, 1, 0);
  1150. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1151. V4L2_CID_VFLIP, 0, 1, 1, 0);
  1152. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1153. V4L2_CID_MPEG_VIDEO_BITRATE, 0, 32767000, 1, 0);
  1154. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1155. V4L2_CID_MPEG_VIDEO_GOP_SIZE, 1, 60, 1, 16);
  1156. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1157. V4L2_CID_MPEG_VIDEO_H264_I_FRAME_QP, 1, 51, 1, 25);
  1158. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1159. V4L2_CID_MPEG_VIDEO_H264_P_FRAME_QP, 1, 51, 1, 25);
  1160. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1161. V4L2_CID_MPEG_VIDEO_MPEG4_I_FRAME_QP, 1, 31, 1, 2);
  1162. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1163. V4L2_CID_MPEG_VIDEO_MPEG4_P_FRAME_QP, 1, 31, 1, 2);
  1164. v4l2_ctrl_new_std_menu(&ctx->ctrls, &coda_ctrl_ops,
  1165. V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MODE,
  1166. V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_BYTES, 0x0,
  1167. V4L2_MPEG_VIDEO_MULTI_SLICE_MODE_SINGLE);
  1168. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1169. V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_MB, 1, 0x3fffffff, 1, 1);
  1170. v4l2_ctrl_new_std(&ctx->ctrls, &coda_ctrl_ops,
  1171. V4L2_CID_MPEG_VIDEO_MULTI_SLICE_MAX_BYTES, 1, 0x3fffffff, 1, 500);
  1172. v4l2_ctrl_new_std_menu(&ctx->ctrls, &coda_ctrl_ops,
  1173. V4L2_CID_MPEG_VIDEO_HEADER_MODE,
  1174. V4L2_MPEG_VIDEO_HEADER_MODE_JOINED_WITH_1ST_FRAME,
  1175. (1 << V4L2_MPEG_VIDEO_HEADER_MODE_SEPARATE),
  1176. V4L2_MPEG_VIDEO_HEADER_MODE_JOINED_WITH_1ST_FRAME);
  1177. if (ctx->ctrls.error) {
  1178. v4l2_err(&ctx->dev->v4l2_dev, "control initialization error (%d)",
  1179. ctx->ctrls.error);
  1180. return -EINVAL;
  1181. }
  1182. return v4l2_ctrl_handler_setup(&ctx->ctrls);
  1183. }
  1184. static int coda_queue_init(void *priv, struct vb2_queue *src_vq,
  1185. struct vb2_queue *dst_vq)
  1186. {
  1187. struct coda_ctx *ctx = priv;
  1188. int ret;
  1189. src_vq->type = V4L2_BUF_TYPE_VIDEO_OUTPUT;
  1190. src_vq->io_modes = VB2_MMAP | VB2_USERPTR;
  1191. src_vq->drv_priv = ctx;
  1192. src_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  1193. src_vq->ops = &coda_qops;
  1194. src_vq->mem_ops = &vb2_dma_contig_memops;
  1195. ret = vb2_queue_init(src_vq);
  1196. if (ret)
  1197. return ret;
  1198. dst_vq->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  1199. dst_vq->io_modes = VB2_MMAP | VB2_USERPTR;
  1200. dst_vq->drv_priv = ctx;
  1201. dst_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  1202. dst_vq->ops = &coda_qops;
  1203. dst_vq->mem_ops = &vb2_dma_contig_memops;
  1204. return vb2_queue_init(dst_vq);
  1205. }
  1206. static int coda_next_free_instance(struct coda_dev *dev)
  1207. {
  1208. return ffz(dev->instance_mask);
  1209. }
  1210. static int coda_open(struct file *file)
  1211. {
  1212. struct coda_dev *dev = video_drvdata(file);
  1213. struct coda_ctx *ctx = NULL;
  1214. int ret = 0;
  1215. int idx;
  1216. idx = coda_next_free_instance(dev);
  1217. if (idx >= CODA_MAX_INSTANCES)
  1218. return -EBUSY;
  1219. set_bit(idx, &dev->instance_mask);
  1220. ctx = kzalloc(sizeof *ctx, GFP_KERNEL);
  1221. if (!ctx)
  1222. return -ENOMEM;
  1223. v4l2_fh_init(&ctx->fh, video_devdata(file));
  1224. file->private_data = &ctx->fh;
  1225. v4l2_fh_add(&ctx->fh);
  1226. ctx->dev = dev;
  1227. ctx->idx = idx;
  1228. set_default_params(ctx);
  1229. ctx->m2m_ctx = v4l2_m2m_ctx_init(dev->m2m_dev, ctx,
  1230. &coda_queue_init);
  1231. if (IS_ERR(ctx->m2m_ctx)) {
  1232. int ret = PTR_ERR(ctx->m2m_ctx);
  1233. v4l2_err(&dev->v4l2_dev, "%s return error (%d)\n",
  1234. __func__, ret);
  1235. goto err;
  1236. }
  1237. ret = coda_ctrls_setup(ctx);
  1238. if (ret) {
  1239. v4l2_err(&dev->v4l2_dev, "failed to setup coda controls\n");
  1240. goto err;
  1241. }
  1242. ctx->fh.ctrl_handler = &ctx->ctrls;
  1243. ctx->parabuf.vaddr = dma_alloc_coherent(&dev->plat_dev->dev,
  1244. CODA_PARA_BUF_SIZE, &ctx->parabuf.paddr, GFP_KERNEL);
  1245. if (!ctx->parabuf.vaddr) {
  1246. v4l2_err(&dev->v4l2_dev, "failed to allocate parabuf");
  1247. ret = -ENOMEM;
  1248. goto err;
  1249. }
  1250. coda_lock(ctx);
  1251. list_add(&ctx->list, &dev->instances);
  1252. coda_unlock(ctx);
  1253. clk_prepare_enable(dev->clk_per);
  1254. clk_prepare_enable(dev->clk_ahb);
  1255. v4l2_dbg(1, coda_debug, &dev->v4l2_dev, "Created instance %d (%p)\n",
  1256. ctx->idx, ctx);
  1257. return 0;
  1258. err:
  1259. v4l2_fh_del(&ctx->fh);
  1260. v4l2_fh_exit(&ctx->fh);
  1261. kfree(ctx);
  1262. return ret;
  1263. }
  1264. static int coda_release(struct file *file)
  1265. {
  1266. struct coda_dev *dev = video_drvdata(file);
  1267. struct coda_ctx *ctx = fh_to_ctx(file->private_data);
  1268. v4l2_dbg(1, coda_debug, &dev->v4l2_dev, "Releasing instance %p\n",
  1269. ctx);
  1270. coda_lock(ctx);
  1271. list_del(&ctx->list);
  1272. coda_unlock(ctx);
  1273. dma_free_coherent(&dev->plat_dev->dev, CODA_PARA_BUF_SIZE,
  1274. ctx->parabuf.vaddr, ctx->parabuf.paddr);
  1275. v4l2_m2m_ctx_release(ctx->m2m_ctx);
  1276. v4l2_ctrl_handler_free(&ctx->ctrls);
  1277. clk_disable_unprepare(dev->clk_per);
  1278. clk_disable_unprepare(dev->clk_ahb);
  1279. v4l2_fh_del(&ctx->fh);
  1280. v4l2_fh_exit(&ctx->fh);
  1281. clear_bit(ctx->idx, &dev->instance_mask);
  1282. kfree(ctx);
  1283. return 0;
  1284. }
  1285. static unsigned int coda_poll(struct file *file,
  1286. struct poll_table_struct *wait)
  1287. {
  1288. struct coda_ctx *ctx = fh_to_ctx(file->private_data);
  1289. int ret;
  1290. coda_lock(ctx);
  1291. ret = v4l2_m2m_poll(file, ctx->m2m_ctx, wait);
  1292. coda_unlock(ctx);
  1293. return ret;
  1294. }
  1295. static int coda_mmap(struct file *file, struct vm_area_struct *vma)
  1296. {
  1297. struct coda_ctx *ctx = fh_to_ctx(file->private_data);
  1298. return v4l2_m2m_mmap(file, ctx->m2m_ctx, vma);
  1299. }
  1300. static const struct v4l2_file_operations coda_fops = {
  1301. .owner = THIS_MODULE,
  1302. .open = coda_open,
  1303. .release = coda_release,
  1304. .poll = coda_poll,
  1305. .unlocked_ioctl = video_ioctl2,
  1306. .mmap = coda_mmap,
  1307. };
  1308. static irqreturn_t coda_irq_handler(int irq, void *data)
  1309. {
  1310. struct vb2_buffer *src_buf, *dst_buf;
  1311. struct coda_dev *dev = data;
  1312. u32 wr_ptr, start_ptr;
  1313. struct coda_ctx *ctx;
  1314. __cancel_delayed_work(&dev->timeout);
  1315. /* read status register to attend the IRQ */
  1316. coda_read(dev, CODA_REG_BIT_INT_STATUS);
  1317. coda_write(dev, CODA_REG_BIT_INT_CLEAR_SET,
  1318. CODA_REG_BIT_INT_CLEAR);
  1319. ctx = v4l2_m2m_get_curr_priv(dev->m2m_dev);
  1320. if (ctx == NULL) {
  1321. v4l2_err(&dev->v4l2_dev, "Instance released before the end of transaction\n");
  1322. return IRQ_HANDLED;
  1323. }
  1324. if (ctx->aborting) {
  1325. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1326. "task has been aborted\n");
  1327. return IRQ_HANDLED;
  1328. }
  1329. if (coda_isbusy(ctx->dev)) {
  1330. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev,
  1331. "coda is still busy!!!!\n");
  1332. return IRQ_NONE;
  1333. }
  1334. complete(&dev->done);
  1335. src_buf = v4l2_m2m_src_buf_remove(ctx->m2m_ctx);
  1336. dst_buf = v4l2_m2m_dst_buf_remove(ctx->m2m_ctx);
  1337. /* Get results from the coda */
  1338. coda_read(dev, CODA_RET_ENC_PIC_TYPE);
  1339. start_ptr = coda_read(dev, CODA_CMD_ENC_PIC_BB_START);
  1340. wr_ptr = coda_read(dev, CODA_REG_BIT_WR_PTR(ctx->idx));
  1341. /* Calculate bytesused field */
  1342. if (dst_buf->v4l2_buf.sequence == 0) {
  1343. dst_buf->v4l2_planes[0].bytesused = (wr_ptr - start_ptr) +
  1344. ctx->vpu_header_size[0] +
  1345. ctx->vpu_header_size[1] +
  1346. ctx->vpu_header_size[2];
  1347. } else {
  1348. dst_buf->v4l2_planes[0].bytesused = (wr_ptr - start_ptr);
  1349. }
  1350. v4l2_dbg(1, coda_debug, &ctx->dev->v4l2_dev, "frame size = %u\n",
  1351. wr_ptr - start_ptr);
  1352. coda_read(dev, CODA_RET_ENC_PIC_SLICE_NUM);
  1353. coda_read(dev, CODA_RET_ENC_PIC_FLAG);
  1354. if (src_buf->v4l2_buf.flags & V4L2_BUF_FLAG_KEYFRAME) {
  1355. dst_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_KEYFRAME;
  1356. dst_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_PFRAME;
  1357. } else {
  1358. dst_buf->v4l2_buf.flags |= V4L2_BUF_FLAG_PFRAME;
  1359. dst_buf->v4l2_buf.flags &= ~V4L2_BUF_FLAG_KEYFRAME;
  1360. }
  1361. v4l2_m2m_buf_done(src_buf, VB2_BUF_STATE_DONE);
  1362. v4l2_m2m_buf_done(dst_buf, VB2_BUF_STATE_DONE);
  1363. ctx->gopcounter--;
  1364. if (ctx->gopcounter < 0)
  1365. ctx->gopcounter = ctx->params.gop_size - 1;
  1366. v4l2_dbg(1, coda_debug, &dev->v4l2_dev,
  1367. "job finished: encoding frame (%d) (%s)\n",
  1368. dst_buf->v4l2_buf.sequence,
  1369. (dst_buf->v4l2_buf.flags & V4L2_BUF_FLAG_KEYFRAME) ?
  1370. "KEYFRAME" : "PFRAME");
  1371. v4l2_m2m_job_finish(ctx->dev->m2m_dev, ctx->m2m_ctx);
  1372. return IRQ_HANDLED;
  1373. }
  1374. static void coda_timeout(struct work_struct *work)
  1375. {
  1376. struct coda_ctx *ctx;
  1377. struct coda_dev *dev = container_of(to_delayed_work(work),
  1378. struct coda_dev, timeout);
  1379. if (completion_done(&dev->done))
  1380. return;
  1381. complete(&dev->done);
  1382. v4l2_err(&dev->v4l2_dev, "CODA PIC_RUN timeout, stopping all streams\n");
  1383. mutex_lock(&dev->dev_mutex);
  1384. list_for_each_entry(ctx, &dev->instances, list) {
  1385. v4l2_m2m_streamoff(NULL, ctx->m2m_ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  1386. v4l2_m2m_streamoff(NULL, ctx->m2m_ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  1387. }
  1388. mutex_unlock(&dev->dev_mutex);
  1389. }
  1390. static u32 coda_supported_firmwares[] = {
  1391. CODA_FIRMWARE_VERNUM(CODA_DX6, 2, 2, 5),
  1392. CODA_FIRMWARE_VERNUM(CODA_7541, 13, 4, 29),
  1393. };
  1394. static bool coda_firmware_supported(u32 vernum)
  1395. {
  1396. int i;
  1397. for (i = 0; i < ARRAY_SIZE(coda_supported_firmwares); i++)
  1398. if (vernum == coda_supported_firmwares[i])
  1399. return true;
  1400. return false;
  1401. }
  1402. static char *coda_product_name(int product)
  1403. {
  1404. static char buf[9];
  1405. switch (product) {
  1406. case CODA_DX6:
  1407. return "CodaDx6";
  1408. case CODA_7541:
  1409. return "CODA7541";
  1410. default:
  1411. snprintf(buf, sizeof(buf), "(0x%04x)", product);
  1412. return buf;
  1413. }
  1414. }
  1415. static int coda_hw_init(struct coda_dev *dev)
  1416. {
  1417. u16 product, major, minor, release;
  1418. u32 data;
  1419. u16 *p;
  1420. int i;
  1421. clk_prepare_enable(dev->clk_per);
  1422. clk_prepare_enable(dev->clk_ahb);
  1423. /*
  1424. * Copy the first CODA_ISRAM_SIZE in the internal SRAM.
  1425. * The 16-bit chars in the code buffer are in memory access
  1426. * order, re-sort them to CODA order for register download.
  1427. * Data in this SRAM survives a reboot.
  1428. */
  1429. p = (u16 *)dev->codebuf.vaddr;
  1430. if (dev->devtype->product == CODA_DX6) {
  1431. for (i = 0; i < (CODA_ISRAM_SIZE / 2); i++) {
  1432. data = CODA_DOWN_ADDRESS_SET(i) |
  1433. CODA_DOWN_DATA_SET(p[i ^ 1]);
  1434. coda_write(dev, data, CODA_REG_BIT_CODE_DOWN);
  1435. }
  1436. } else {
  1437. for (i = 0; i < (CODA_ISRAM_SIZE / 2); i++) {
  1438. data = CODA_DOWN_ADDRESS_SET(i) |
  1439. CODA_DOWN_DATA_SET(p[round_down(i, 4) +
  1440. 3 - (i % 4)]);
  1441. coda_write(dev, data, CODA_REG_BIT_CODE_DOWN);
  1442. }
  1443. }
  1444. /* Tell the BIT where to find everything it needs */
  1445. coda_write(dev, dev->workbuf.paddr,
  1446. CODA_REG_BIT_WORK_BUF_ADDR);
  1447. coda_write(dev, dev->codebuf.paddr,
  1448. CODA_REG_BIT_CODE_BUF_ADDR);
  1449. coda_write(dev, 0, CODA_REG_BIT_CODE_RUN);
  1450. /* Set default values */
  1451. switch (dev->devtype->product) {
  1452. case CODA_DX6:
  1453. coda_write(dev, CODADX6_STREAM_BUF_PIC_FLUSH, CODA_REG_BIT_STREAM_CTRL);
  1454. break;
  1455. default:
  1456. coda_write(dev, CODA7_STREAM_BUF_PIC_FLUSH, CODA_REG_BIT_STREAM_CTRL);
  1457. }
  1458. coda_write(dev, 0, CODA_REG_BIT_FRAME_MEM_CTRL);
  1459. if (dev->devtype->product != CODA_DX6)
  1460. coda_write(dev, 0, CODA7_REG_BIT_AXI_SRAM_USE);
  1461. coda_write(dev, CODA_INT_INTERRUPT_ENABLE,
  1462. CODA_REG_BIT_INT_ENABLE);
  1463. /* Reset VPU and start processor */
  1464. data = coda_read(dev, CODA_REG_BIT_CODE_RESET);
  1465. data |= CODA_REG_RESET_ENABLE;
  1466. coda_write(dev, data, CODA_REG_BIT_CODE_RESET);
  1467. udelay(10);
  1468. data &= ~CODA_REG_RESET_ENABLE;
  1469. coda_write(dev, data, CODA_REG_BIT_CODE_RESET);
  1470. coda_write(dev, CODA_REG_RUN_ENABLE, CODA_REG_BIT_CODE_RUN);
  1471. /* Load firmware */
  1472. coda_write(dev, 0, CODA_CMD_FIRMWARE_VERNUM);
  1473. coda_write(dev, CODA_REG_BIT_BUSY_FLAG, CODA_REG_BIT_BUSY);
  1474. coda_write(dev, 0, CODA_REG_BIT_RUN_INDEX);
  1475. coda_write(dev, 0, CODA_REG_BIT_RUN_COD_STD);
  1476. coda_write(dev, CODA_COMMAND_FIRMWARE_GET, CODA_REG_BIT_RUN_COMMAND);
  1477. if (coda_wait_timeout(dev)) {
  1478. clk_disable_unprepare(dev->clk_per);
  1479. clk_disable_unprepare(dev->clk_ahb);
  1480. v4l2_err(&dev->v4l2_dev, "firmware get command error\n");
  1481. return -EIO;
  1482. }
  1483. /* Check we are compatible with the loaded firmware */
  1484. data = coda_read(dev, CODA_CMD_FIRMWARE_VERNUM);
  1485. product = CODA_FIRMWARE_PRODUCT(data);
  1486. major = CODA_FIRMWARE_MAJOR(data);
  1487. minor = CODA_FIRMWARE_MINOR(data);
  1488. release = CODA_FIRMWARE_RELEASE(data);
  1489. clk_disable_unprepare(dev->clk_per);
  1490. clk_disable_unprepare(dev->clk_ahb);
  1491. if (product != dev->devtype->product) {
  1492. v4l2_err(&dev->v4l2_dev, "Wrong firmware. Hw: %s, Fw: %s,"
  1493. " Version: %u.%u.%u\n",
  1494. coda_product_name(dev->devtype->product),
  1495. coda_product_name(product), major, minor, release);
  1496. return -EINVAL;
  1497. }
  1498. v4l2_info(&dev->v4l2_dev, "Initialized %s.\n",
  1499. coda_product_name(product));
  1500. if (coda_firmware_supported(data)) {
  1501. v4l2_info(&dev->v4l2_dev, "Firmware version: %u.%u.%u\n",
  1502. major, minor, release);
  1503. } else {
  1504. v4l2_warn(&dev->v4l2_dev, "Unsupported firmware version: "
  1505. "%u.%u.%u\n", major, minor, release);
  1506. }
  1507. return 0;
  1508. }
  1509. static void coda_fw_callback(const struct firmware *fw, void *context)
  1510. {
  1511. struct coda_dev *dev = context;
  1512. struct platform_device *pdev = dev->plat_dev;
  1513. int ret;
  1514. if (!fw) {
  1515. v4l2_err(&dev->v4l2_dev, "firmware request failed\n");
  1516. return;
  1517. }
  1518. /* allocate auxiliary per-device code buffer for the BIT processor */
  1519. dev->codebuf.size = fw->size;
  1520. dev->codebuf.vaddr = dma_alloc_coherent(&pdev->dev, fw->size,
  1521. &dev->codebuf.paddr,
  1522. GFP_KERNEL);
  1523. if (!dev->codebuf.vaddr) {
  1524. dev_err(&pdev->dev, "failed to allocate code buffer\n");
  1525. return;
  1526. }
  1527. /* Copy the whole firmware image to the code buffer */
  1528. memcpy(dev->codebuf.vaddr, fw->data, fw->size);
  1529. release_firmware(fw);
  1530. ret = coda_hw_init(dev);
  1531. if (ret) {
  1532. v4l2_err(&dev->v4l2_dev, "HW initialization failed\n");
  1533. return;
  1534. }
  1535. dev->vfd.fops = &coda_fops,
  1536. dev->vfd.ioctl_ops = &coda_ioctl_ops;
  1537. dev->vfd.release = video_device_release_empty,
  1538. dev->vfd.lock = &dev->dev_mutex;
  1539. dev->vfd.v4l2_dev = &dev->v4l2_dev;
  1540. dev->vfd.vfl_dir = VFL_DIR_M2M;
  1541. snprintf(dev->vfd.name, sizeof(dev->vfd.name), "%s", CODA_NAME);
  1542. video_set_drvdata(&dev->vfd, dev);
  1543. dev->alloc_ctx = vb2_dma_contig_init_ctx(&pdev->dev);
  1544. if (IS_ERR(dev->alloc_ctx)) {
  1545. v4l2_err(&dev->v4l2_dev, "Failed to alloc vb2 context\n");
  1546. return;
  1547. }
  1548. dev->m2m_dev = v4l2_m2m_init(&coda_m2m_ops);
  1549. if (IS_ERR(dev->m2m_dev)) {
  1550. v4l2_err(&dev->v4l2_dev, "Failed to init mem2mem device\n");
  1551. goto rel_ctx;
  1552. }
  1553. ret = video_register_device(&dev->vfd, VFL_TYPE_GRABBER, 0);
  1554. if (ret) {
  1555. v4l2_err(&dev->v4l2_dev, "Failed to register video device\n");
  1556. goto rel_m2m;
  1557. }
  1558. v4l2_info(&dev->v4l2_dev, "codec registered as /dev/video%d\n",
  1559. dev->vfd.num);
  1560. return;
  1561. rel_m2m:
  1562. v4l2_m2m_release(dev->m2m_dev);
  1563. rel_ctx:
  1564. vb2_dma_contig_cleanup_ctx(dev->alloc_ctx);
  1565. }
  1566. static int coda_firmware_request(struct coda_dev *dev)
  1567. {
  1568. char *fw = dev->devtype->firmware;
  1569. dev_dbg(&dev->plat_dev->dev, "requesting firmware '%s' for %s\n", fw,
  1570. coda_product_name(dev->devtype->product));
  1571. return request_firmware_nowait(THIS_MODULE, true,
  1572. fw, &dev->plat_dev->dev, GFP_KERNEL, dev, coda_fw_callback);
  1573. }
  1574. enum coda_platform {
  1575. CODA_IMX27,
  1576. CODA_IMX53,
  1577. };
  1578. static const struct coda_devtype coda_devdata[] = {
  1579. [CODA_IMX27] = {
  1580. .firmware = "v4l-codadx6-imx27.bin",
  1581. .product = CODA_DX6,
  1582. .formats = codadx6_formats,
  1583. .num_formats = ARRAY_SIZE(codadx6_formats),
  1584. },
  1585. [CODA_IMX53] = {
  1586. .firmware = "v4l-coda7541-imx53.bin",
  1587. .product = CODA_7541,
  1588. .formats = coda7_formats,
  1589. .num_formats = ARRAY_SIZE(coda7_formats),
  1590. },
  1591. };
  1592. static struct platform_device_id coda_platform_ids[] = {
  1593. { .name = "coda-imx27", .driver_data = CODA_IMX27 },
  1594. { .name = "coda-imx53", .driver_data = CODA_7541 },
  1595. { /* sentinel */ }
  1596. };
  1597. MODULE_DEVICE_TABLE(platform, coda_platform_ids);
  1598. #ifdef CONFIG_OF
  1599. static const struct of_device_id coda_dt_ids[] = {
  1600. { .compatible = "fsl,imx27-vpu", .data = &coda_platform_ids[CODA_IMX27] },
  1601. { .compatible = "fsl,imx53-vpu", .data = &coda_devdata[CODA_IMX53] },
  1602. { /* sentinel */ }
  1603. };
  1604. MODULE_DEVICE_TABLE(of, coda_dt_ids);
  1605. #endif
  1606. static int __devinit coda_probe(struct platform_device *pdev)
  1607. {
  1608. const struct of_device_id *of_id =
  1609. of_match_device(of_match_ptr(coda_dt_ids), &pdev->dev);
  1610. const struct platform_device_id *pdev_id;
  1611. struct coda_dev *dev;
  1612. struct resource *res;
  1613. int ret, irq;
  1614. dev = devm_kzalloc(&pdev->dev, sizeof *dev, GFP_KERNEL);
  1615. if (!dev) {
  1616. dev_err(&pdev->dev, "Not enough memory for %s\n",
  1617. CODA_NAME);
  1618. return -ENOMEM;
  1619. }
  1620. spin_lock_init(&dev->irqlock);
  1621. INIT_LIST_HEAD(&dev->instances);
  1622. INIT_DELAYED_WORK(&dev->timeout, coda_timeout);
  1623. init_completion(&dev->done);
  1624. complete(&dev->done);
  1625. dev->plat_dev = pdev;
  1626. dev->clk_per = devm_clk_get(&pdev->dev, "per");
  1627. if (IS_ERR(dev->clk_per)) {
  1628. dev_err(&pdev->dev, "Could not get per clock\n");
  1629. return PTR_ERR(dev->clk_per);
  1630. }
  1631. dev->clk_ahb = devm_clk_get(&pdev->dev, "ahb");
  1632. if (IS_ERR(dev->clk_ahb)) {
  1633. dev_err(&pdev->dev, "Could not get ahb clock\n");
  1634. return PTR_ERR(dev->clk_ahb);
  1635. }
  1636. /* Get memory for physical registers */
  1637. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  1638. if (res == NULL) {
  1639. dev_err(&pdev->dev, "failed to get memory region resource\n");
  1640. return -ENOENT;
  1641. }
  1642. if (devm_request_mem_region(&pdev->dev, res->start,
  1643. resource_size(res), CODA_NAME) == NULL) {
  1644. dev_err(&pdev->dev, "failed to request memory region\n");
  1645. return -ENOENT;
  1646. }
  1647. dev->regs_base = devm_ioremap(&pdev->dev, res->start,
  1648. resource_size(res));
  1649. if (!dev->regs_base) {
  1650. dev_err(&pdev->dev, "failed to ioremap address region\n");
  1651. return -ENOENT;
  1652. }
  1653. /* IRQ */
  1654. irq = platform_get_irq(pdev, 0);
  1655. if (irq < 0) {
  1656. dev_err(&pdev->dev, "failed to get irq resource\n");
  1657. return -ENOENT;
  1658. }
  1659. if (devm_request_irq(&pdev->dev, irq, coda_irq_handler,
  1660. 0, CODA_NAME, dev) < 0) {
  1661. dev_err(&pdev->dev, "failed to request irq\n");
  1662. return -ENOENT;
  1663. }
  1664. ret = v4l2_device_register(&pdev->dev, &dev->v4l2_dev);
  1665. if (ret)
  1666. return ret;
  1667. mutex_init(&dev->dev_mutex);
  1668. pdev_id = of_id ? of_id->data : platform_get_device_id(pdev);
  1669. if (of_id) {
  1670. dev->devtype = of_id->data;
  1671. } else if (pdev_id) {
  1672. dev->devtype = &coda_devdata[pdev_id->driver_data];
  1673. } else {
  1674. v4l2_device_unregister(&dev->v4l2_dev);
  1675. return -EINVAL;
  1676. }
  1677. /* allocate auxiliary per-device buffers for the BIT processor */
  1678. switch (dev->devtype->product) {
  1679. case CODA_DX6:
  1680. dev->workbuf.size = CODADX6_WORK_BUF_SIZE;
  1681. break;
  1682. default:
  1683. dev->workbuf.size = CODA7_WORK_BUF_SIZE;
  1684. }
  1685. dev->workbuf.vaddr = dma_alloc_coherent(&pdev->dev, dev->workbuf.size,
  1686. &dev->workbuf.paddr,
  1687. GFP_KERNEL);
  1688. if (!dev->workbuf.vaddr) {
  1689. dev_err(&pdev->dev, "failed to allocate work buffer\n");
  1690. v4l2_device_unregister(&dev->v4l2_dev);
  1691. return -ENOMEM;
  1692. }
  1693. if (dev->devtype->product == CODA_DX6) {
  1694. dev->iram_paddr = 0xffff4c00;
  1695. } else {
  1696. void __iomem *iram_vaddr;
  1697. iram_vaddr = iram_alloc(CODA7_IRAM_SIZE,
  1698. &dev->iram_paddr);
  1699. if (!iram_vaddr) {
  1700. dev_err(&pdev->dev, "unable to alloc iram\n");
  1701. return -ENOMEM;
  1702. }
  1703. }
  1704. platform_set_drvdata(pdev, dev);
  1705. return coda_firmware_request(dev);
  1706. }
  1707. static int coda_remove(struct platform_device *pdev)
  1708. {
  1709. struct coda_dev *dev = platform_get_drvdata(pdev);
  1710. video_unregister_device(&dev->vfd);
  1711. if (dev->m2m_dev)
  1712. v4l2_m2m_release(dev->m2m_dev);
  1713. if (dev->alloc_ctx)
  1714. vb2_dma_contig_cleanup_ctx(dev->alloc_ctx);
  1715. v4l2_device_unregister(&dev->v4l2_dev);
  1716. if (dev->iram_paddr)
  1717. iram_free(dev->iram_paddr, CODA7_IRAM_SIZE);
  1718. if (dev->codebuf.vaddr)
  1719. dma_free_coherent(&pdev->dev, dev->codebuf.size,
  1720. &dev->codebuf.vaddr, dev->codebuf.paddr);
  1721. if (dev->workbuf.vaddr)
  1722. dma_free_coherent(&pdev->dev, dev->workbuf.size, &dev->workbuf.vaddr,
  1723. dev->workbuf.paddr);
  1724. return 0;
  1725. }
  1726. static struct platform_driver coda_driver = {
  1727. .probe = coda_probe,
  1728. .remove = __devexit_p(coda_remove),
  1729. .driver = {
  1730. .name = CODA_NAME,
  1731. .owner = THIS_MODULE,
  1732. .of_match_table = of_match_ptr(coda_dt_ids),
  1733. },
  1734. .id_table = coda_platform_ids,
  1735. };
  1736. module_platform_driver(coda_driver);
  1737. MODULE_LICENSE("GPL");
  1738. MODULE_AUTHOR("Javier Martin <javier.martin@vista-silicon.com>");
  1739. MODULE_DESCRIPTION("Coda multi-standard codec V4L2 driver");