3945-mac.c 105 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. #include <linux/pci.h>
  34. #include <linux/pci-aspm.h>
  35. #include <linux/slab.h>
  36. #include <linux/dma-mapping.h>
  37. #include <linux/delay.h>
  38. #include <linux/sched.h>
  39. #include <linux/skbuff.h>
  40. #include <linux/netdevice.h>
  41. #include <linux/firmware.h>
  42. #include <linux/etherdevice.h>
  43. #include <linux/if_arp.h>
  44. #include <net/ieee80211_radiotap.h>
  45. #include <net/mac80211.h>
  46. #include <asm/div64.h>
  47. #define DRV_NAME "iwl3945"
  48. #include "commands.h"
  49. #include "common.h"
  50. #include "3945.h"
  51. #include "iwl-spectrum.h"
  52. /*
  53. * module name, copyright, version, etc.
  54. */
  55. #define DRV_DESCRIPTION \
  56. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  57. #ifdef CONFIG_IWLEGACY_DEBUG
  58. #define VD "d"
  59. #else
  60. #define VD
  61. #endif
  62. /*
  63. * add "s" to indicate spectrum measurement included.
  64. * we add it here to be consistent with previous releases in which
  65. * this was configurable.
  66. */
  67. #define DRV_VERSION IWLWIFI_VERSION VD "s"
  68. #define DRV_COPYRIGHT "Copyright(c) 2003-2011 Intel Corporation"
  69. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  70. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  71. MODULE_VERSION(DRV_VERSION);
  72. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  73. MODULE_LICENSE("GPL");
  74. /* module parameters */
  75. struct il_mod_params il3945_mod_params = {
  76. .sw_crypto = 1,
  77. .restart_fw = 1,
  78. .disable_hw_scan = 1,
  79. /* the rest are 0 by default */
  80. };
  81. /**
  82. * il3945_get_antenna_flags - Get antenna flags for RXON command
  83. * @il: eeprom and antenna fields are used to determine antenna flags
  84. *
  85. * il->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  86. * il3945_mod_params.antenna specifies the antenna diversity mode:
  87. *
  88. * IL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  89. * IL_ANTENNA_MAIN - Force MAIN antenna
  90. * IL_ANTENNA_AUX - Force AUX antenna
  91. */
  92. __le32
  93. il3945_get_antenna_flags(const struct il_priv *il)
  94. {
  95. struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
  96. switch (il3945_mod_params.antenna) {
  97. case IL_ANTENNA_DIVERSITY:
  98. return 0;
  99. case IL_ANTENNA_MAIN:
  100. if (eeprom->antenna_switch_type)
  101. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  102. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  103. case IL_ANTENNA_AUX:
  104. if (eeprom->antenna_switch_type)
  105. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  106. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  107. }
  108. /* bad antenna selector value */
  109. IL_ERR("Bad antenna selector value (0x%x)\n",
  110. il3945_mod_params.antenna);
  111. return 0; /* "diversity" is default if error */
  112. }
  113. static int
  114. il3945_set_ccmp_dynamic_key_info(struct il_priv *il,
  115. struct ieee80211_key_conf *keyconf, u8 sta_id)
  116. {
  117. unsigned long flags;
  118. __le16 key_flags = 0;
  119. int ret;
  120. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  121. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  122. if (sta_id == il->hw_params.bcast_id)
  123. key_flags |= STA_KEY_MULTICAST_MSK;
  124. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  125. keyconf->hw_key_idx = keyconf->keyidx;
  126. key_flags &= ~STA_KEY_FLG_INVALID;
  127. spin_lock_irqsave(&il->sta_lock, flags);
  128. il->stations[sta_id].keyinfo.cipher = keyconf->cipher;
  129. il->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  130. memcpy(il->stations[sta_id].keyinfo.key, keyconf->key, keyconf->keylen);
  131. memcpy(il->stations[sta_id].sta.key.key, keyconf->key, keyconf->keylen);
  132. if ((il->stations[sta_id].sta.key.
  133. key_flags & STA_KEY_FLG_ENCRYPT_MSK) == STA_KEY_FLG_NO_ENC)
  134. il->stations[sta_id].sta.key.key_offset =
  135. il_get_free_ucode_key_idx(il);
  136. /* else, we are overriding an existing key => no need to allocated room
  137. * in uCode. */
  138. WARN(il->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  139. "no space for a new key");
  140. il->stations[sta_id].sta.key.key_flags = key_flags;
  141. il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  142. il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  143. D_INFO("hwcrypto: modify ucode station key info\n");
  144. ret = il_send_add_sta(il, &il->stations[sta_id].sta, CMD_ASYNC);
  145. spin_unlock_irqrestore(&il->sta_lock, flags);
  146. return ret;
  147. }
  148. static int
  149. il3945_set_tkip_dynamic_key_info(struct il_priv *il,
  150. struct ieee80211_key_conf *keyconf, u8 sta_id)
  151. {
  152. return -EOPNOTSUPP;
  153. }
  154. static int
  155. il3945_set_wep_dynamic_key_info(struct il_priv *il,
  156. struct ieee80211_key_conf *keyconf, u8 sta_id)
  157. {
  158. return -EOPNOTSUPP;
  159. }
  160. static int
  161. il3945_clear_sta_key_info(struct il_priv *il, u8 sta_id)
  162. {
  163. unsigned long flags;
  164. struct il_addsta_cmd sta_cmd;
  165. spin_lock_irqsave(&il->sta_lock, flags);
  166. memset(&il->stations[sta_id].keyinfo, 0, sizeof(struct il_hw_key));
  167. memset(&il->stations[sta_id].sta.key, 0, sizeof(struct il4965_keyinfo));
  168. il->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  169. il->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  170. il->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  171. memcpy(&sta_cmd, &il->stations[sta_id].sta,
  172. sizeof(struct il_addsta_cmd));
  173. spin_unlock_irqrestore(&il->sta_lock, flags);
  174. D_INFO("hwcrypto: clear ucode station key info\n");
  175. return il_send_add_sta(il, &sta_cmd, CMD_SYNC);
  176. }
  177. static int
  178. il3945_set_dynamic_key(struct il_priv *il, struct ieee80211_key_conf *keyconf,
  179. u8 sta_id)
  180. {
  181. int ret = 0;
  182. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  183. switch (keyconf->cipher) {
  184. case WLAN_CIPHER_SUITE_CCMP:
  185. ret = il3945_set_ccmp_dynamic_key_info(il, keyconf, sta_id);
  186. break;
  187. case WLAN_CIPHER_SUITE_TKIP:
  188. ret = il3945_set_tkip_dynamic_key_info(il, keyconf, sta_id);
  189. break;
  190. case WLAN_CIPHER_SUITE_WEP40:
  191. case WLAN_CIPHER_SUITE_WEP104:
  192. ret = il3945_set_wep_dynamic_key_info(il, keyconf, sta_id);
  193. break;
  194. default:
  195. IL_ERR("Unknown alg: %s alg=%x\n", __func__, keyconf->cipher);
  196. ret = -EINVAL;
  197. }
  198. D_WEP("Set dynamic key: alg=%x len=%d idx=%d sta=%d ret=%d\n",
  199. keyconf->cipher, keyconf->keylen, keyconf->keyidx, sta_id, ret);
  200. return ret;
  201. }
  202. static int
  203. il3945_remove_static_key(struct il_priv *il)
  204. {
  205. int ret = -EOPNOTSUPP;
  206. return ret;
  207. }
  208. static int
  209. il3945_set_static_key(struct il_priv *il, struct ieee80211_key_conf *key)
  210. {
  211. if (key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  212. key->cipher == WLAN_CIPHER_SUITE_WEP104)
  213. return -EOPNOTSUPP;
  214. IL_ERR("Static key invalid: cipher %x\n", key->cipher);
  215. return -EINVAL;
  216. }
  217. static void
  218. il3945_clear_free_frames(struct il_priv *il)
  219. {
  220. struct list_head *element;
  221. D_INFO("%d frames on pre-allocated heap on clear.\n", il->frames_count);
  222. while (!list_empty(&il->free_frames)) {
  223. element = il->free_frames.next;
  224. list_del(element);
  225. kfree(list_entry(element, struct il3945_frame, list));
  226. il->frames_count--;
  227. }
  228. if (il->frames_count) {
  229. IL_WARN("%d frames still in use. Did we lose one?\n",
  230. il->frames_count);
  231. il->frames_count = 0;
  232. }
  233. }
  234. static struct il3945_frame *
  235. il3945_get_free_frame(struct il_priv *il)
  236. {
  237. struct il3945_frame *frame;
  238. struct list_head *element;
  239. if (list_empty(&il->free_frames)) {
  240. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  241. if (!frame) {
  242. IL_ERR("Could not allocate frame!\n");
  243. return NULL;
  244. }
  245. il->frames_count++;
  246. return frame;
  247. }
  248. element = il->free_frames.next;
  249. list_del(element);
  250. return list_entry(element, struct il3945_frame, list);
  251. }
  252. static void
  253. il3945_free_frame(struct il_priv *il, struct il3945_frame *frame)
  254. {
  255. memset(frame, 0, sizeof(*frame));
  256. list_add(&frame->list, &il->free_frames);
  257. }
  258. unsigned int
  259. il3945_fill_beacon_frame(struct il_priv *il, struct ieee80211_hdr *hdr,
  260. int left)
  261. {
  262. if (!il_is_associated(il) || !il->beacon_skb)
  263. return 0;
  264. if (il->beacon_skb->len > left)
  265. return 0;
  266. memcpy(hdr, il->beacon_skb->data, il->beacon_skb->len);
  267. return il->beacon_skb->len;
  268. }
  269. static int
  270. il3945_send_beacon_cmd(struct il_priv *il)
  271. {
  272. struct il3945_frame *frame;
  273. unsigned int frame_size;
  274. int rc;
  275. u8 rate;
  276. frame = il3945_get_free_frame(il);
  277. if (!frame) {
  278. IL_ERR("Could not obtain free frame buffer for beacon "
  279. "command.\n");
  280. return -ENOMEM;
  281. }
  282. rate = il_get_lowest_plcp(il);
  283. frame_size = il3945_hw_get_beacon_cmd(il, frame, rate);
  284. rc = il_send_cmd_pdu(il, C_TX_BEACON, frame_size, &frame->u.cmd[0]);
  285. il3945_free_frame(il, frame);
  286. return rc;
  287. }
  288. static void
  289. il3945_unset_hw_params(struct il_priv *il)
  290. {
  291. if (il->_3945.shared_virt)
  292. dma_free_coherent(&il->pci_dev->dev,
  293. sizeof(struct il3945_shared),
  294. il->_3945.shared_virt, il->_3945.shared_phys);
  295. }
  296. static void
  297. il3945_build_tx_cmd_hwcrypto(struct il_priv *il, struct ieee80211_tx_info *info,
  298. struct il_device_cmd *cmd,
  299. struct sk_buff *skb_frag, int sta_id)
  300. {
  301. struct il3945_tx_cmd *tx_cmd = (struct il3945_tx_cmd *)cmd->cmd.payload;
  302. struct il_hw_key *keyinfo = &il->stations[sta_id].keyinfo;
  303. tx_cmd->sec_ctl = 0;
  304. switch (keyinfo->cipher) {
  305. case WLAN_CIPHER_SUITE_CCMP:
  306. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  307. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  308. D_TX("tx_cmd with AES hwcrypto\n");
  309. break;
  310. case WLAN_CIPHER_SUITE_TKIP:
  311. break;
  312. case WLAN_CIPHER_SUITE_WEP104:
  313. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  314. /* fall through */
  315. case WLAN_CIPHER_SUITE_WEP40:
  316. tx_cmd->sec_ctl |=
  317. TX_CMD_SEC_WEP | (info->control.hw_key->
  318. hw_key_idx & TX_CMD_SEC_MSK) <<
  319. TX_CMD_SEC_SHIFT;
  320. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  321. D_TX("Configuring packet for WEP encryption " "with key %d\n",
  322. info->control.hw_key->hw_key_idx);
  323. break;
  324. default:
  325. IL_ERR("Unknown encode cipher %x\n", keyinfo->cipher);
  326. break;
  327. }
  328. }
  329. /*
  330. * handle build C_TX command notification.
  331. */
  332. static void
  333. il3945_build_tx_cmd_basic(struct il_priv *il, struct il_device_cmd *cmd,
  334. struct ieee80211_tx_info *info,
  335. struct ieee80211_hdr *hdr, u8 std_id)
  336. {
  337. struct il3945_tx_cmd *tx_cmd = (struct il3945_tx_cmd *)cmd->cmd.payload;
  338. __le32 tx_flags = tx_cmd->tx_flags;
  339. __le16 fc = hdr->frame_control;
  340. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  341. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  342. tx_flags |= TX_CMD_FLG_ACK_MSK;
  343. if (ieee80211_is_mgmt(fc))
  344. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  345. if (ieee80211_is_probe_resp(fc) &&
  346. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  347. tx_flags |= TX_CMD_FLG_TSF_MSK;
  348. } else {
  349. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  350. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  351. }
  352. tx_cmd->sta_id = std_id;
  353. if (ieee80211_has_morefrags(fc))
  354. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  355. if (ieee80211_is_data_qos(fc)) {
  356. u8 *qc = ieee80211_get_qos_ctl(hdr);
  357. tx_cmd->tid_tspec = qc[0] & 0xf;
  358. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  359. } else {
  360. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  361. }
  362. il_tx_cmd_protection(il, info, fc, &tx_flags);
  363. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  364. if (ieee80211_is_mgmt(fc)) {
  365. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  366. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  367. else
  368. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  369. } else {
  370. tx_cmd->timeout.pm_frame_timeout = 0;
  371. }
  372. tx_cmd->driver_txop = 0;
  373. tx_cmd->tx_flags = tx_flags;
  374. tx_cmd->next_frame_len = 0;
  375. }
  376. /*
  377. * start C_TX command process
  378. */
  379. static int
  380. il3945_tx_skb(struct il_priv *il, struct sk_buff *skb)
  381. {
  382. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  383. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  384. struct il3945_tx_cmd *tx_cmd;
  385. struct il_tx_queue *txq = NULL;
  386. struct il_queue *q = NULL;
  387. struct il_device_cmd *out_cmd;
  388. struct il_cmd_meta *out_meta;
  389. dma_addr_t phys_addr;
  390. dma_addr_t txcmd_phys;
  391. int txq_id = skb_get_queue_mapping(skb);
  392. u16 len, idx, hdr_len;
  393. u8 id;
  394. u8 unicast;
  395. u8 sta_id;
  396. u8 tid = 0;
  397. __le16 fc;
  398. u8 wait_write_ptr = 0;
  399. unsigned long flags;
  400. spin_lock_irqsave(&il->lock, flags);
  401. if (il_is_rfkill(il)) {
  402. D_DROP("Dropping - RF KILL\n");
  403. goto drop_unlock;
  404. }
  405. if ((ieee80211_get_tx_rate(il->hw, info)->hw_value & 0xFF) ==
  406. IL_INVALID_RATE) {
  407. IL_ERR("ERROR: No TX rate available.\n");
  408. goto drop_unlock;
  409. }
  410. unicast = !is_multicast_ether_addr(hdr->addr1);
  411. id = 0;
  412. fc = hdr->frame_control;
  413. #ifdef CONFIG_IWLEGACY_DEBUG
  414. if (ieee80211_is_auth(fc))
  415. D_TX("Sending AUTH frame\n");
  416. else if (ieee80211_is_assoc_req(fc))
  417. D_TX("Sending ASSOC frame\n");
  418. else if (ieee80211_is_reassoc_req(fc))
  419. D_TX("Sending REASSOC frame\n");
  420. #endif
  421. spin_unlock_irqrestore(&il->lock, flags);
  422. hdr_len = ieee80211_hdrlen(fc);
  423. /* Find idx into station table for destination station */
  424. sta_id = il_sta_id_or_broadcast(il, info->control.sta);
  425. if (sta_id == IL_INVALID_STATION) {
  426. D_DROP("Dropping - INVALID STATION: %pM\n", hdr->addr1);
  427. goto drop;
  428. }
  429. D_RATE("station Id %d\n", sta_id);
  430. if (ieee80211_is_data_qos(fc)) {
  431. u8 *qc = ieee80211_get_qos_ctl(hdr);
  432. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  433. if (unlikely(tid >= MAX_TID_COUNT))
  434. goto drop;
  435. }
  436. /* Descriptor for chosen Tx queue */
  437. txq = &il->txq[txq_id];
  438. q = &txq->q;
  439. if ((il_queue_space(q) < q->high_mark))
  440. goto drop;
  441. spin_lock_irqsave(&il->lock, flags);
  442. idx = il_get_cmd_idx(q, q->write_ptr, 0);
  443. txq->skbs[q->write_ptr] = skb;
  444. /* Init first empty entry in queue's array of Tx/cmd buffers */
  445. out_cmd = txq->cmd[idx];
  446. out_meta = &txq->meta[idx];
  447. tx_cmd = (struct il3945_tx_cmd *)out_cmd->cmd.payload;
  448. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  449. memset(tx_cmd, 0, sizeof(*tx_cmd));
  450. /*
  451. * Set up the Tx-command (not MAC!) header.
  452. * Store the chosen Tx queue and TFD idx within the sequence field;
  453. * after Tx, uCode's Tx response will return this value so driver can
  454. * locate the frame within the tx queue and do post-tx processing.
  455. */
  456. out_cmd->hdr.cmd = C_TX;
  457. out_cmd->hdr.sequence =
  458. cpu_to_le16((u16)
  459. (QUEUE_TO_SEQ(txq_id) | IDX_TO_SEQ(q->write_ptr)));
  460. /* Copy MAC header from skb into command buffer */
  461. memcpy(tx_cmd->hdr, hdr, hdr_len);
  462. if (info->control.hw_key)
  463. il3945_build_tx_cmd_hwcrypto(il, info, out_cmd, skb, sta_id);
  464. /* TODO need this for burst mode later on */
  465. il3945_build_tx_cmd_basic(il, out_cmd, info, hdr, sta_id);
  466. il3945_hw_build_tx_cmd_rate(il, out_cmd, info, hdr, sta_id);
  467. /* Total # bytes to be transmitted */
  468. len = (u16) skb->len;
  469. tx_cmd->len = cpu_to_le16(len);
  470. il_update_stats(il, true, fc, len);
  471. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  472. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  473. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  474. txq->need_update = 1;
  475. } else {
  476. wait_write_ptr = 1;
  477. txq->need_update = 0;
  478. }
  479. D_TX("sequence nr = 0X%x\n", le16_to_cpu(out_cmd->hdr.sequence));
  480. D_TX("tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
  481. il_print_hex_dump(il, IL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  482. il_print_hex_dump(il, IL_DL_TX, (u8 *) tx_cmd->hdr,
  483. ieee80211_hdrlen(fc));
  484. /*
  485. * Use the first empty entry in this queue's command buffer array
  486. * to contain the Tx command and MAC header concatenated together
  487. * (payload data will be in another buffer).
  488. * Size of this varies, due to varying MAC header length.
  489. * If end is not dword aligned, we'll have 2 extra bytes at the end
  490. * of the MAC header (device reads on dword boundaries).
  491. * We'll tell device about this padding later.
  492. */
  493. len =
  494. sizeof(struct il3945_tx_cmd) + sizeof(struct il_cmd_header) +
  495. hdr_len;
  496. len = (len + 3) & ~3;
  497. /* Physical address of this Tx command's header (not MAC header!),
  498. * within command buffer array. */
  499. txcmd_phys =
  500. pci_map_single(il->pci_dev, &out_cmd->hdr, len, PCI_DMA_TODEVICE);
  501. /* we do not map meta data ... so we can safely access address to
  502. * provide to unmap command*/
  503. dma_unmap_addr_set(out_meta, mapping, txcmd_phys);
  504. dma_unmap_len_set(out_meta, len, len);
  505. /* Add buffer containing Tx command and MAC(!) header to TFD's
  506. * first entry */
  507. il->ops->txq_attach_buf_to_tfd(il, txq, txcmd_phys, len, 1, 0);
  508. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  509. * if any (802.11 null frames have no payload). */
  510. len = skb->len - hdr_len;
  511. if (len) {
  512. phys_addr =
  513. pci_map_single(il->pci_dev, skb->data + hdr_len, len,
  514. PCI_DMA_TODEVICE);
  515. il->ops->txq_attach_buf_to_tfd(il, txq, phys_addr, len, 0,
  516. U32_PAD(len));
  517. }
  518. /* Tell device the write idx *just past* this latest filled TFD */
  519. q->write_ptr = il_queue_inc_wrap(q->write_ptr, q->n_bd);
  520. il_txq_update_write_ptr(il, txq);
  521. spin_unlock_irqrestore(&il->lock, flags);
  522. if (il_queue_space(q) < q->high_mark && il->mac80211_registered) {
  523. if (wait_write_ptr) {
  524. spin_lock_irqsave(&il->lock, flags);
  525. txq->need_update = 1;
  526. il_txq_update_write_ptr(il, txq);
  527. spin_unlock_irqrestore(&il->lock, flags);
  528. }
  529. il_stop_queue(il, txq);
  530. }
  531. return 0;
  532. drop_unlock:
  533. spin_unlock_irqrestore(&il->lock, flags);
  534. drop:
  535. return -1;
  536. }
  537. static int
  538. il3945_get_measurement(struct il_priv *il,
  539. struct ieee80211_measurement_params *params, u8 type)
  540. {
  541. struct il_spectrum_cmd spectrum;
  542. struct il_rx_pkt *pkt;
  543. struct il_host_cmd cmd = {
  544. .id = C_SPECTRUM_MEASUREMENT,
  545. .data = (void *)&spectrum,
  546. .flags = CMD_WANT_SKB,
  547. };
  548. u32 add_time = le64_to_cpu(params->start_time);
  549. int rc;
  550. int spectrum_resp_status;
  551. int duration = le16_to_cpu(params->duration);
  552. if (il_is_associated(il))
  553. add_time =
  554. il_usecs_to_beacons(il,
  555. le64_to_cpu(params->start_time) -
  556. il->_3945.last_tsf,
  557. le16_to_cpu(il->timing.beacon_interval));
  558. memset(&spectrum, 0, sizeof(spectrum));
  559. spectrum.channel_count = cpu_to_le16(1);
  560. spectrum.flags =
  561. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  562. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  563. cmd.len = sizeof(spectrum);
  564. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  565. if (il_is_associated(il))
  566. spectrum.start_time =
  567. il_add_beacon_time(il, il->_3945.last_beacon_time, add_time,
  568. le16_to_cpu(il->timing.beacon_interval));
  569. else
  570. spectrum.start_time = 0;
  571. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  572. spectrum.channels[0].channel = params->channel;
  573. spectrum.channels[0].type = type;
  574. if (il->active.flags & RXON_FLG_BAND_24G_MSK)
  575. spectrum.flags |=
  576. RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK |
  577. RXON_FLG_TGG_PROTECT_MSK;
  578. rc = il_send_cmd_sync(il, &cmd);
  579. if (rc)
  580. return rc;
  581. pkt = (struct il_rx_pkt *)cmd.reply_page;
  582. if (pkt->hdr.flags & IL_CMD_FAILED_MSK) {
  583. IL_ERR("Bad return from N_RX_ON_ASSOC command\n");
  584. rc = -EIO;
  585. }
  586. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  587. switch (spectrum_resp_status) {
  588. case 0: /* Command will be handled */
  589. if (pkt->u.spectrum.id != 0xff) {
  590. D_INFO("Replaced existing measurement: %d\n",
  591. pkt->u.spectrum.id);
  592. il->measurement_status &= ~MEASUREMENT_READY;
  593. }
  594. il->measurement_status |= MEASUREMENT_ACTIVE;
  595. rc = 0;
  596. break;
  597. case 1: /* Command will not be handled */
  598. rc = -EAGAIN;
  599. break;
  600. }
  601. il_free_pages(il, cmd.reply_page);
  602. return rc;
  603. }
  604. static void
  605. il3945_hdl_alive(struct il_priv *il, struct il_rx_buf *rxb)
  606. {
  607. struct il_rx_pkt *pkt = rxb_addr(rxb);
  608. struct il_alive_resp *palive;
  609. struct delayed_work *pwork;
  610. palive = &pkt->u.alive_frame;
  611. D_INFO("Alive ucode status 0x%08X revision " "0x%01X 0x%01X\n",
  612. palive->is_valid, palive->ver_type, palive->ver_subtype);
  613. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  614. D_INFO("Initialization Alive received.\n");
  615. memcpy(&il->card_alive_init, &pkt->u.alive_frame,
  616. sizeof(struct il_alive_resp));
  617. pwork = &il->init_alive_start;
  618. } else {
  619. D_INFO("Runtime Alive received.\n");
  620. memcpy(&il->card_alive, &pkt->u.alive_frame,
  621. sizeof(struct il_alive_resp));
  622. pwork = &il->alive_start;
  623. il3945_disable_events(il);
  624. }
  625. /* We delay the ALIVE response by 5ms to
  626. * give the HW RF Kill time to activate... */
  627. if (palive->is_valid == UCODE_VALID_OK)
  628. queue_delayed_work(il->workqueue, pwork, msecs_to_jiffies(5));
  629. else
  630. IL_WARN("uCode did not respond OK.\n");
  631. }
  632. static void
  633. il3945_hdl_add_sta(struct il_priv *il, struct il_rx_buf *rxb)
  634. {
  635. #ifdef CONFIG_IWLEGACY_DEBUG
  636. struct il_rx_pkt *pkt = rxb_addr(rxb);
  637. #endif
  638. D_RX("Received C_ADD_STA: 0x%02X\n", pkt->u.status);
  639. }
  640. static void
  641. il3945_hdl_beacon(struct il_priv *il, struct il_rx_buf *rxb)
  642. {
  643. struct il_rx_pkt *pkt = rxb_addr(rxb);
  644. struct il3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  645. #ifdef CONFIG_IWLEGACY_DEBUG
  646. u8 rate = beacon->beacon_notify_hdr.rate;
  647. D_RX("beacon status %x retries %d iss %d " "tsf %d %d rate %d\n",
  648. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  649. beacon->beacon_notify_hdr.failure_frame,
  650. le32_to_cpu(beacon->ibss_mgr_status),
  651. le32_to_cpu(beacon->high_tsf), le32_to_cpu(beacon->low_tsf), rate);
  652. #endif
  653. il->ibss_manager = le32_to_cpu(beacon->ibss_mgr_status);
  654. }
  655. /* Handle notification from uCode that card's power state is changing
  656. * due to software, hardware, or critical temperature RFKILL */
  657. static void
  658. il3945_hdl_card_state(struct il_priv *il, struct il_rx_buf *rxb)
  659. {
  660. struct il_rx_pkt *pkt = rxb_addr(rxb);
  661. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  662. unsigned long status = il->status;
  663. IL_WARN("Card state received: HW:%s SW:%s\n",
  664. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  665. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  666. _il_wr(il, CSR_UCODE_DRV_GP1_SET, CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  667. if (flags & HW_CARD_DISABLED)
  668. set_bit(S_RFKILL, &il->status);
  669. else
  670. clear_bit(S_RFKILL, &il->status);
  671. il_scan_cancel(il);
  672. if ((test_bit(S_RFKILL, &status) !=
  673. test_bit(S_RFKILL, &il->status)))
  674. wiphy_rfkill_set_hw_state(il->hw->wiphy,
  675. test_bit(S_RFKILL, &il->status));
  676. else
  677. wake_up(&il->wait_command_queue);
  678. }
  679. /**
  680. * il3945_setup_handlers - Initialize Rx handler callbacks
  681. *
  682. * Setup the RX handlers for each of the reply types sent from the uCode
  683. * to the host.
  684. *
  685. * This function chains into the hardware specific files for them to setup
  686. * any hardware specific handlers as well.
  687. */
  688. static void
  689. il3945_setup_handlers(struct il_priv *il)
  690. {
  691. il->handlers[N_ALIVE] = il3945_hdl_alive;
  692. il->handlers[C_ADD_STA] = il3945_hdl_add_sta;
  693. il->handlers[N_ERROR] = il_hdl_error;
  694. il->handlers[N_CHANNEL_SWITCH] = il_hdl_csa;
  695. il->handlers[N_SPECTRUM_MEASUREMENT] = il_hdl_spectrum_measurement;
  696. il->handlers[N_PM_SLEEP] = il_hdl_pm_sleep;
  697. il->handlers[N_PM_DEBUG_STATS] = il_hdl_pm_debug_stats;
  698. il->handlers[N_BEACON] = il3945_hdl_beacon;
  699. /*
  700. * The same handler is used for both the REPLY to a discrete
  701. * stats request from the host as well as for the periodic
  702. * stats notifications (after received beacons) from the uCode.
  703. */
  704. il->handlers[C_STATS] = il3945_hdl_c_stats;
  705. il->handlers[N_STATS] = il3945_hdl_stats;
  706. il_setup_rx_scan_handlers(il);
  707. il->handlers[N_CARD_STATE] = il3945_hdl_card_state;
  708. /* Set up hardware specific Rx handlers */
  709. il3945_hw_handler_setup(il);
  710. }
  711. /************************** RX-FUNCTIONS ****************************/
  712. /*
  713. * Rx theory of operation
  714. *
  715. * The host allocates 32 DMA target addresses and passes the host address
  716. * to the firmware at register IL_RFDS_TBL_LOWER + N * RFD_SIZE where N is
  717. * 0 to 31
  718. *
  719. * Rx Queue Indexes
  720. * The host/firmware share two idx registers for managing the Rx buffers.
  721. *
  722. * The READ idx maps to the first position that the firmware may be writing
  723. * to -- the driver can read up to (but not including) this position and get
  724. * good data.
  725. * The READ idx is managed by the firmware once the card is enabled.
  726. *
  727. * The WRITE idx maps to the last position the driver has read from -- the
  728. * position preceding WRITE is the last slot the firmware can place a packet.
  729. *
  730. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  731. * WRITE = READ.
  732. *
  733. * During initialization, the host sets up the READ queue position to the first
  734. * IDX position, and WRITE to the last (READ - 1 wrapped)
  735. *
  736. * When the firmware places a packet in a buffer, it will advance the READ idx
  737. * and fire the RX interrupt. The driver can then query the READ idx and
  738. * process as many packets as possible, moving the WRITE idx forward as it
  739. * resets the Rx queue buffers with new memory.
  740. *
  741. * The management in the driver is as follows:
  742. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  743. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  744. * to replenish the iwl->rxq->rx_free.
  745. * + In il3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  746. * iwl->rxq is replenished and the READ IDX is updated (updating the
  747. * 'processed' and 'read' driver idxes as well)
  748. * + A received packet is processed and handed to the kernel network stack,
  749. * detached from the iwl->rxq. The driver 'processed' idx is updated.
  750. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  751. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  752. * IDX is not incremented and iwl->status(RX_STALLED) is set. If there
  753. * were enough free buffers and RX_STALLED is set it is cleared.
  754. *
  755. *
  756. * Driver sequence:
  757. *
  758. * il3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  759. * il3945_rx_queue_restock
  760. * il3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  761. * queue, updates firmware pointers, and updates
  762. * the WRITE idx. If insufficient rx_free buffers
  763. * are available, schedules il3945_rx_replenish
  764. *
  765. * -- enable interrupts --
  766. * ISR - il3945_rx() Detach il_rx_bufs from pool up to the
  767. * READ IDX, detaching the SKB from the pool.
  768. * Moves the packet buffer from queue to rx_used.
  769. * Calls il3945_rx_queue_restock to refill any empty
  770. * slots.
  771. * ...
  772. *
  773. */
  774. /**
  775. * il3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  776. */
  777. static inline __le32
  778. il3945_dma_addr2rbd_ptr(struct il_priv *il, dma_addr_t dma_addr)
  779. {
  780. return cpu_to_le32((u32) dma_addr);
  781. }
  782. /**
  783. * il3945_rx_queue_restock - refill RX queue from pre-allocated pool
  784. *
  785. * If there are slots in the RX queue that need to be restocked,
  786. * and we have free pre-allocated buffers, fill the ranks as much
  787. * as we can, pulling from rx_free.
  788. *
  789. * This moves the 'write' idx forward to catch up with 'processed', and
  790. * also updates the memory address in the firmware to reference the new
  791. * target buffer.
  792. */
  793. static void
  794. il3945_rx_queue_restock(struct il_priv *il)
  795. {
  796. struct il_rx_queue *rxq = &il->rxq;
  797. struct list_head *element;
  798. struct il_rx_buf *rxb;
  799. unsigned long flags;
  800. int write;
  801. spin_lock_irqsave(&rxq->lock, flags);
  802. write = rxq->write & ~0x7;
  803. while (il_rx_queue_space(rxq) > 0 && rxq->free_count) {
  804. /* Get next free Rx buffer, remove from free list */
  805. element = rxq->rx_free.next;
  806. rxb = list_entry(element, struct il_rx_buf, list);
  807. list_del(element);
  808. /* Point to Rx buffer via next RBD in circular buffer */
  809. rxq->bd[rxq->write] =
  810. il3945_dma_addr2rbd_ptr(il, rxb->page_dma);
  811. rxq->queue[rxq->write] = rxb;
  812. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  813. rxq->free_count--;
  814. }
  815. spin_unlock_irqrestore(&rxq->lock, flags);
  816. /* If the pre-allocated buffer pool is dropping low, schedule to
  817. * refill it */
  818. if (rxq->free_count <= RX_LOW_WATERMARK)
  819. queue_work(il->workqueue, &il->rx_replenish);
  820. /* If we've added more space for the firmware to place data, tell it.
  821. * Increment device's write pointer in multiples of 8. */
  822. if (rxq->write_actual != (rxq->write & ~0x7) ||
  823. abs(rxq->write - rxq->read) > 7) {
  824. spin_lock_irqsave(&rxq->lock, flags);
  825. rxq->need_update = 1;
  826. spin_unlock_irqrestore(&rxq->lock, flags);
  827. il_rx_queue_update_write_ptr(il, rxq);
  828. }
  829. }
  830. /**
  831. * il3945_rx_replenish - Move all used packet from rx_used to rx_free
  832. *
  833. * When moving to rx_free an SKB is allocated for the slot.
  834. *
  835. * Also restock the Rx queue via il3945_rx_queue_restock.
  836. * This is called as a scheduled work item (except for during initialization)
  837. */
  838. static void
  839. il3945_rx_allocate(struct il_priv *il, gfp_t priority)
  840. {
  841. struct il_rx_queue *rxq = &il->rxq;
  842. struct list_head *element;
  843. struct il_rx_buf *rxb;
  844. struct page *page;
  845. unsigned long flags;
  846. gfp_t gfp_mask = priority;
  847. while (1) {
  848. spin_lock_irqsave(&rxq->lock, flags);
  849. if (list_empty(&rxq->rx_used)) {
  850. spin_unlock_irqrestore(&rxq->lock, flags);
  851. return;
  852. }
  853. spin_unlock_irqrestore(&rxq->lock, flags);
  854. if (rxq->free_count > RX_LOW_WATERMARK)
  855. gfp_mask |= __GFP_NOWARN;
  856. if (il->hw_params.rx_page_order > 0)
  857. gfp_mask |= __GFP_COMP;
  858. /* Alloc a new receive buffer */
  859. page = alloc_pages(gfp_mask, il->hw_params.rx_page_order);
  860. if (!page) {
  861. if (net_ratelimit())
  862. D_INFO("Failed to allocate SKB buffer.\n");
  863. if (rxq->free_count <= RX_LOW_WATERMARK &&
  864. net_ratelimit())
  865. IL_ERR("Failed to allocate SKB buffer with %0x."
  866. "Only %u free buffers remaining.\n",
  867. priority, rxq->free_count);
  868. /* We don't reschedule replenish work here -- we will
  869. * call the restock method and if it still needs
  870. * more buffers it will schedule replenish */
  871. break;
  872. }
  873. spin_lock_irqsave(&rxq->lock, flags);
  874. if (list_empty(&rxq->rx_used)) {
  875. spin_unlock_irqrestore(&rxq->lock, flags);
  876. __free_pages(page, il->hw_params.rx_page_order);
  877. return;
  878. }
  879. element = rxq->rx_used.next;
  880. rxb = list_entry(element, struct il_rx_buf, list);
  881. list_del(element);
  882. spin_unlock_irqrestore(&rxq->lock, flags);
  883. rxb->page = page;
  884. /* Get physical address of RB/SKB */
  885. rxb->page_dma =
  886. pci_map_page(il->pci_dev, page, 0,
  887. PAGE_SIZE << il->hw_params.rx_page_order,
  888. PCI_DMA_FROMDEVICE);
  889. spin_lock_irqsave(&rxq->lock, flags);
  890. list_add_tail(&rxb->list, &rxq->rx_free);
  891. rxq->free_count++;
  892. il->alloc_rxb_page++;
  893. spin_unlock_irqrestore(&rxq->lock, flags);
  894. }
  895. }
  896. void
  897. il3945_rx_queue_reset(struct il_priv *il, struct il_rx_queue *rxq)
  898. {
  899. unsigned long flags;
  900. int i;
  901. spin_lock_irqsave(&rxq->lock, flags);
  902. INIT_LIST_HEAD(&rxq->rx_free);
  903. INIT_LIST_HEAD(&rxq->rx_used);
  904. /* Fill the rx_used queue with _all_ of the Rx buffers */
  905. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  906. /* In the reset function, these buffers may have been allocated
  907. * to an SKB, so we need to unmap and free potential storage */
  908. if (rxq->pool[i].page != NULL) {
  909. pci_unmap_page(il->pci_dev, rxq->pool[i].page_dma,
  910. PAGE_SIZE << il->hw_params.rx_page_order,
  911. PCI_DMA_FROMDEVICE);
  912. __il_free_pages(il, rxq->pool[i].page);
  913. rxq->pool[i].page = NULL;
  914. }
  915. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  916. }
  917. /* Set us so that we have processed and used all buffers, but have
  918. * not restocked the Rx queue with fresh buffers */
  919. rxq->read = rxq->write = 0;
  920. rxq->write_actual = 0;
  921. rxq->free_count = 0;
  922. spin_unlock_irqrestore(&rxq->lock, flags);
  923. }
  924. void
  925. il3945_rx_replenish(void *data)
  926. {
  927. struct il_priv *il = data;
  928. unsigned long flags;
  929. il3945_rx_allocate(il, GFP_KERNEL);
  930. spin_lock_irqsave(&il->lock, flags);
  931. il3945_rx_queue_restock(il);
  932. spin_unlock_irqrestore(&il->lock, flags);
  933. }
  934. static void
  935. il3945_rx_replenish_now(struct il_priv *il)
  936. {
  937. il3945_rx_allocate(il, GFP_ATOMIC);
  938. il3945_rx_queue_restock(il);
  939. }
  940. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  941. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  942. * This free routine walks the list of POOL entries and if SKB is set to
  943. * non NULL it is unmapped and freed
  944. */
  945. static void
  946. il3945_rx_queue_free(struct il_priv *il, struct il_rx_queue *rxq)
  947. {
  948. int i;
  949. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  950. if (rxq->pool[i].page != NULL) {
  951. pci_unmap_page(il->pci_dev, rxq->pool[i].page_dma,
  952. PAGE_SIZE << il->hw_params.rx_page_order,
  953. PCI_DMA_FROMDEVICE);
  954. __il_free_pages(il, rxq->pool[i].page);
  955. rxq->pool[i].page = NULL;
  956. }
  957. }
  958. dma_free_coherent(&il->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  959. rxq->bd_dma);
  960. dma_free_coherent(&il->pci_dev->dev, sizeof(struct il_rb_status),
  961. rxq->rb_stts, rxq->rb_stts_dma);
  962. rxq->bd = NULL;
  963. rxq->rb_stts = NULL;
  964. }
  965. /* Convert linear signal-to-noise ratio into dB */
  966. static u8 ratio2dB[100] = {
  967. /* 0 1 2 3 4 5 6 7 8 9 */
  968. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  969. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  970. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  971. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  972. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  973. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  974. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  975. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  976. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  977. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  978. };
  979. /* Calculates a relative dB value from a ratio of linear
  980. * (i.e. not dB) signal levels.
  981. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  982. int
  983. il3945_calc_db_from_ratio(int sig_ratio)
  984. {
  985. /* 1000:1 or higher just report as 60 dB */
  986. if (sig_ratio >= 1000)
  987. return 60;
  988. /* 100:1 or higher, divide by 10 and use table,
  989. * add 20 dB to make up for divide by 10 */
  990. if (sig_ratio >= 100)
  991. return 20 + (int)ratio2dB[sig_ratio / 10];
  992. /* We shouldn't see this */
  993. if (sig_ratio < 1)
  994. return 0;
  995. /* Use table for ratios 1:1 - 99:1 */
  996. return (int)ratio2dB[sig_ratio];
  997. }
  998. /**
  999. * il3945_rx_handle - Main entry function for receiving responses from uCode
  1000. *
  1001. * Uses the il->handlers callback function array to invoke
  1002. * the appropriate handlers, including command responses,
  1003. * frame-received notifications, and other notifications.
  1004. */
  1005. static void
  1006. il3945_rx_handle(struct il_priv *il)
  1007. {
  1008. struct il_rx_buf *rxb;
  1009. struct il_rx_pkt *pkt;
  1010. struct il_rx_queue *rxq = &il->rxq;
  1011. u32 r, i;
  1012. int reclaim;
  1013. unsigned long flags;
  1014. u8 fill_rx = 0;
  1015. u32 count = 8;
  1016. int total_empty = 0;
  1017. /* uCode's read idx (stored in shared DRAM) indicates the last Rx
  1018. * buffer that the driver may process (last buffer filled by ucode). */
  1019. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1020. i = rxq->read;
  1021. /* calculate total frames need to be restock after handling RX */
  1022. total_empty = r - rxq->write_actual;
  1023. if (total_empty < 0)
  1024. total_empty += RX_QUEUE_SIZE;
  1025. if (total_empty > (RX_QUEUE_SIZE / 2))
  1026. fill_rx = 1;
  1027. /* Rx interrupt, but nothing sent from uCode */
  1028. if (i == r)
  1029. D_RX("r = %d, i = %d\n", r, i);
  1030. while (i != r) {
  1031. int len;
  1032. rxb = rxq->queue[i];
  1033. /* If an RXB doesn't have a Rx queue slot associated with it,
  1034. * then a bug has been introduced in the queue refilling
  1035. * routines -- catch it here */
  1036. BUG_ON(rxb == NULL);
  1037. rxq->queue[i] = NULL;
  1038. pci_unmap_page(il->pci_dev, rxb->page_dma,
  1039. PAGE_SIZE << il->hw_params.rx_page_order,
  1040. PCI_DMA_FROMDEVICE);
  1041. pkt = rxb_addr(rxb);
  1042. len = le32_to_cpu(pkt->len_n_flags) & IL_RX_FRAME_SIZE_MSK;
  1043. len += sizeof(u32); /* account for status word */
  1044. /* Reclaim a command buffer only if this packet is a response
  1045. * to a (driver-originated) command.
  1046. * If the packet (e.g. Rx frame) originated from uCode,
  1047. * there is no command buffer to reclaim.
  1048. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1049. * but apparently a few don't get set; catch them here. */
  1050. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1051. pkt->hdr.cmd != N_STATS && pkt->hdr.cmd != C_TX;
  1052. /* Based on type of command response or notification,
  1053. * handle those that need handling via function in
  1054. * handlers table. See il3945_setup_handlers() */
  1055. if (il->handlers[pkt->hdr.cmd]) {
  1056. D_RX("r = %d, i = %d, %s, 0x%02x\n", r, i,
  1057. il_get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1058. il->isr_stats.handlers[pkt->hdr.cmd]++;
  1059. il->handlers[pkt->hdr.cmd] (il, rxb);
  1060. } else {
  1061. /* No handling needed */
  1062. D_RX("r %d i %d No handler needed for %s, 0x%02x\n", r,
  1063. i, il_get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1064. }
  1065. /*
  1066. * XXX: After here, we should always check rxb->page
  1067. * against NULL before touching it or its virtual
  1068. * memory (pkt). Because some handler might have
  1069. * already taken or freed the pages.
  1070. */
  1071. if (reclaim) {
  1072. /* Invoke any callbacks, transfer the buffer to caller,
  1073. * and fire off the (possibly) blocking il_send_cmd()
  1074. * as we reclaim the driver command queue */
  1075. if (rxb->page)
  1076. il_tx_cmd_complete(il, rxb);
  1077. else
  1078. IL_WARN("Claim null rxb?\n");
  1079. }
  1080. /* Reuse the page if possible. For notification packets and
  1081. * SKBs that fail to Rx correctly, add them back into the
  1082. * rx_free list for reuse later. */
  1083. spin_lock_irqsave(&rxq->lock, flags);
  1084. if (rxb->page != NULL) {
  1085. rxb->page_dma =
  1086. pci_map_page(il->pci_dev, rxb->page, 0,
  1087. PAGE_SIZE << il->hw_params.
  1088. rx_page_order, PCI_DMA_FROMDEVICE);
  1089. list_add_tail(&rxb->list, &rxq->rx_free);
  1090. rxq->free_count++;
  1091. } else
  1092. list_add_tail(&rxb->list, &rxq->rx_used);
  1093. spin_unlock_irqrestore(&rxq->lock, flags);
  1094. i = (i + 1) & RX_QUEUE_MASK;
  1095. /* If there are a lot of unused frames,
  1096. * restock the Rx queue so ucode won't assert. */
  1097. if (fill_rx) {
  1098. count++;
  1099. if (count >= 8) {
  1100. rxq->read = i;
  1101. il3945_rx_replenish_now(il);
  1102. count = 0;
  1103. }
  1104. }
  1105. }
  1106. /* Backtrack one entry */
  1107. rxq->read = i;
  1108. if (fill_rx)
  1109. il3945_rx_replenish_now(il);
  1110. else
  1111. il3945_rx_queue_restock(il);
  1112. }
  1113. /* call this function to flush any scheduled tasklet */
  1114. static inline void
  1115. il3945_synchronize_irq(struct il_priv *il)
  1116. {
  1117. /* wait to make sure we flush pending tasklet */
  1118. synchronize_irq(il->pci_dev->irq);
  1119. tasklet_kill(&il->irq_tasklet);
  1120. }
  1121. static const char *
  1122. il3945_desc_lookup(int i)
  1123. {
  1124. switch (i) {
  1125. case 1:
  1126. return "FAIL";
  1127. case 2:
  1128. return "BAD_PARAM";
  1129. case 3:
  1130. return "BAD_CHECKSUM";
  1131. case 4:
  1132. return "NMI_INTERRUPT";
  1133. case 5:
  1134. return "SYSASSERT";
  1135. case 6:
  1136. return "FATAL_ERROR";
  1137. }
  1138. return "UNKNOWN";
  1139. }
  1140. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1141. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1142. void
  1143. il3945_dump_nic_error_log(struct il_priv *il)
  1144. {
  1145. u32 i;
  1146. u32 desc, time, count, base, data1;
  1147. u32 blink1, blink2, ilink1, ilink2;
  1148. base = le32_to_cpu(il->card_alive.error_event_table_ptr);
  1149. if (!il3945_hw_valid_rtc_data_addr(base)) {
  1150. IL_ERR("Not valid error log pointer 0x%08X\n", base);
  1151. return;
  1152. }
  1153. count = il_read_targ_mem(il, base);
  1154. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1155. IL_ERR("Start IWL Error Log Dump:\n");
  1156. IL_ERR("Status: 0x%08lX, count: %d\n", il->status, count);
  1157. }
  1158. IL_ERR("Desc Time asrtPC blink2 "
  1159. "ilink1 nmiPC Line\n");
  1160. for (i = ERROR_START_OFFSET;
  1161. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1162. i += ERROR_ELEM_SIZE) {
  1163. desc = il_read_targ_mem(il, base + i);
  1164. time = il_read_targ_mem(il, base + i + 1 * sizeof(u32));
  1165. blink1 = il_read_targ_mem(il, base + i + 2 * sizeof(u32));
  1166. blink2 = il_read_targ_mem(il, base + i + 3 * sizeof(u32));
  1167. ilink1 = il_read_targ_mem(il, base + i + 4 * sizeof(u32));
  1168. ilink2 = il_read_targ_mem(il, base + i + 5 * sizeof(u32));
  1169. data1 = il_read_targ_mem(il, base + i + 6 * sizeof(u32));
  1170. IL_ERR("%-13s (0x%X) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1171. il3945_desc_lookup(desc), desc, time, blink1, blink2,
  1172. ilink1, ilink2, data1);
  1173. }
  1174. }
  1175. static void
  1176. il3945_irq_tasklet(struct il_priv *il)
  1177. {
  1178. u32 inta, handled = 0;
  1179. u32 inta_fh;
  1180. unsigned long flags;
  1181. #ifdef CONFIG_IWLEGACY_DEBUG
  1182. u32 inta_mask;
  1183. #endif
  1184. spin_lock_irqsave(&il->lock, flags);
  1185. /* Ack/clear/reset pending uCode interrupts.
  1186. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1187. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1188. inta = _il_rd(il, CSR_INT);
  1189. _il_wr(il, CSR_INT, inta);
  1190. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1191. * Any new interrupts that happen after this, either while we're
  1192. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1193. inta_fh = _il_rd(il, CSR_FH_INT_STATUS);
  1194. _il_wr(il, CSR_FH_INT_STATUS, inta_fh);
  1195. #ifdef CONFIG_IWLEGACY_DEBUG
  1196. if (il_get_debug_level(il) & IL_DL_ISR) {
  1197. /* just for debug */
  1198. inta_mask = _il_rd(il, CSR_INT_MASK);
  1199. D_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n", inta,
  1200. inta_mask, inta_fh);
  1201. }
  1202. #endif
  1203. spin_unlock_irqrestore(&il->lock, flags);
  1204. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1205. * atomic, make sure that inta covers all the interrupts that
  1206. * we've discovered, even if FH interrupt came in just after
  1207. * reading CSR_INT. */
  1208. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1209. inta |= CSR_INT_BIT_FH_RX;
  1210. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1211. inta |= CSR_INT_BIT_FH_TX;
  1212. /* Now service all interrupt bits discovered above. */
  1213. if (inta & CSR_INT_BIT_HW_ERR) {
  1214. IL_ERR("Hardware error detected. Restarting.\n");
  1215. /* Tell the device to stop sending interrupts */
  1216. il_disable_interrupts(il);
  1217. il->isr_stats.hw++;
  1218. il_irq_handle_error(il);
  1219. handled |= CSR_INT_BIT_HW_ERR;
  1220. return;
  1221. }
  1222. #ifdef CONFIG_IWLEGACY_DEBUG
  1223. if (il_get_debug_level(il) & (IL_DL_ISR)) {
  1224. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1225. if (inta & CSR_INT_BIT_SCD) {
  1226. D_ISR("Scheduler finished to transmit "
  1227. "the frame/frames.\n");
  1228. il->isr_stats.sch++;
  1229. }
  1230. /* Alive notification via Rx interrupt will do the real work */
  1231. if (inta & CSR_INT_BIT_ALIVE) {
  1232. D_ISR("Alive interrupt\n");
  1233. il->isr_stats.alive++;
  1234. }
  1235. }
  1236. #endif
  1237. /* Safely ignore these bits for debug checks below */
  1238. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1239. /* Error detected by uCode */
  1240. if (inta & CSR_INT_BIT_SW_ERR) {
  1241. IL_ERR("Microcode SW error detected. " "Restarting 0x%X.\n",
  1242. inta);
  1243. il->isr_stats.sw++;
  1244. il_irq_handle_error(il);
  1245. handled |= CSR_INT_BIT_SW_ERR;
  1246. }
  1247. /* uCode wakes up after power-down sleep */
  1248. if (inta & CSR_INT_BIT_WAKEUP) {
  1249. D_ISR("Wakeup interrupt\n");
  1250. il_rx_queue_update_write_ptr(il, &il->rxq);
  1251. il_txq_update_write_ptr(il, &il->txq[0]);
  1252. il_txq_update_write_ptr(il, &il->txq[1]);
  1253. il_txq_update_write_ptr(il, &il->txq[2]);
  1254. il_txq_update_write_ptr(il, &il->txq[3]);
  1255. il_txq_update_write_ptr(il, &il->txq[4]);
  1256. il_txq_update_write_ptr(il, &il->txq[5]);
  1257. il->isr_stats.wakeup++;
  1258. handled |= CSR_INT_BIT_WAKEUP;
  1259. }
  1260. /* All uCode command responses, including Tx command responses,
  1261. * Rx "responses" (frame-received notification), and other
  1262. * notifications from uCode come through here*/
  1263. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1264. il3945_rx_handle(il);
  1265. il->isr_stats.rx++;
  1266. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1267. }
  1268. if (inta & CSR_INT_BIT_FH_TX) {
  1269. D_ISR("Tx interrupt\n");
  1270. il->isr_stats.tx++;
  1271. _il_wr(il, CSR_FH_INT_STATUS, (1 << 6));
  1272. il_wr(il, FH39_TCSR_CREDIT(FH39_SRVC_CHNL), 0x0);
  1273. handled |= CSR_INT_BIT_FH_TX;
  1274. }
  1275. if (inta & ~handled) {
  1276. IL_ERR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1277. il->isr_stats.unhandled++;
  1278. }
  1279. if (inta & ~il->inta_mask) {
  1280. IL_WARN("Disabled INTA bits 0x%08x were pending\n",
  1281. inta & ~il->inta_mask);
  1282. IL_WARN(" with inta_fh = 0x%08x\n", inta_fh);
  1283. }
  1284. /* Re-enable all interrupts */
  1285. /* only Re-enable if disabled by irq */
  1286. if (test_bit(S_INT_ENABLED, &il->status))
  1287. il_enable_interrupts(il);
  1288. #ifdef CONFIG_IWLEGACY_DEBUG
  1289. if (il_get_debug_level(il) & (IL_DL_ISR)) {
  1290. inta = _il_rd(il, CSR_INT);
  1291. inta_mask = _il_rd(il, CSR_INT_MASK);
  1292. inta_fh = _il_rd(il, CSR_FH_INT_STATUS);
  1293. D_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1294. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1295. }
  1296. #endif
  1297. }
  1298. static int
  1299. il3945_get_channels_for_scan(struct il_priv *il, enum ieee80211_band band,
  1300. u8 is_active, u8 n_probes,
  1301. struct il3945_scan_channel *scan_ch,
  1302. struct ieee80211_vif *vif)
  1303. {
  1304. struct ieee80211_channel *chan;
  1305. const struct ieee80211_supported_band *sband;
  1306. const struct il_channel_info *ch_info;
  1307. u16 passive_dwell = 0;
  1308. u16 active_dwell = 0;
  1309. int added, i;
  1310. sband = il_get_hw_mode(il, band);
  1311. if (!sband)
  1312. return 0;
  1313. active_dwell = il_get_active_dwell_time(il, band, n_probes);
  1314. passive_dwell = il_get_passive_dwell_time(il, band, vif);
  1315. if (passive_dwell <= active_dwell)
  1316. passive_dwell = active_dwell + 1;
  1317. for (i = 0, added = 0; i < il->scan_request->n_channels; i++) {
  1318. chan = il->scan_request->channels[i];
  1319. if (chan->band != band)
  1320. continue;
  1321. scan_ch->channel = chan->hw_value;
  1322. ch_info = il_get_channel_info(il, band, scan_ch->channel);
  1323. if (!il_is_channel_valid(ch_info)) {
  1324. D_SCAN("Channel %d is INVALID for this band.\n",
  1325. scan_ch->channel);
  1326. continue;
  1327. }
  1328. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1329. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1330. /* If passive , set up for auto-switch
  1331. * and use long active_dwell time.
  1332. */
  1333. if (!is_active || il_is_channel_passive(ch_info) ||
  1334. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1335. scan_ch->type = 0; /* passive */
  1336. if (IL_UCODE_API(il->ucode_ver) == 1)
  1337. scan_ch->active_dwell =
  1338. cpu_to_le16(passive_dwell - 1);
  1339. } else {
  1340. scan_ch->type = 1; /* active */
  1341. }
  1342. /* Set direct probe bits. These may be used both for active
  1343. * scan channels (probes gets sent right away),
  1344. * or for passive channels (probes get se sent only after
  1345. * hearing clear Rx packet).*/
  1346. if (IL_UCODE_API(il->ucode_ver) >= 2) {
  1347. if (n_probes)
  1348. scan_ch->type |= IL39_SCAN_PROBE_MASK(n_probes);
  1349. } else {
  1350. /* uCode v1 does not allow setting direct probe bits on
  1351. * passive channel. */
  1352. if ((scan_ch->type & 1) && n_probes)
  1353. scan_ch->type |= IL39_SCAN_PROBE_MASK(n_probes);
  1354. }
  1355. /* Set txpower levels to defaults */
  1356. scan_ch->tpc.dsp_atten = 110;
  1357. /* scan_pwr_info->tpc.dsp_atten; */
  1358. /*scan_pwr_info->tpc.tx_gain; */
  1359. if (band == IEEE80211_BAND_5GHZ)
  1360. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1361. else {
  1362. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1363. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1364. * power level:
  1365. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1366. */
  1367. }
  1368. D_SCAN("Scanning %d [%s %d]\n", scan_ch->channel,
  1369. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1370. (scan_ch->type & 1) ? active_dwell : passive_dwell);
  1371. scan_ch++;
  1372. added++;
  1373. }
  1374. D_SCAN("total channels to scan %d\n", added);
  1375. return added;
  1376. }
  1377. static void
  1378. il3945_init_hw_rates(struct il_priv *il, struct ieee80211_rate *rates)
  1379. {
  1380. int i;
  1381. for (i = 0; i < RATE_COUNT_LEGACY; i++) {
  1382. rates[i].bitrate = il3945_rates[i].ieee * 5;
  1383. rates[i].hw_value = i; /* Rate scaling will work on idxes */
  1384. rates[i].hw_value_short = i;
  1385. rates[i].flags = 0;
  1386. if (i > IL39_LAST_OFDM_RATE || i < IL_FIRST_OFDM_RATE) {
  1387. /*
  1388. * If CCK != 1M then set short preamble rate flag.
  1389. */
  1390. rates[i].flags |=
  1391. (il3945_rates[i].plcp ==
  1392. 10) ? 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1393. }
  1394. }
  1395. }
  1396. /******************************************************************************
  1397. *
  1398. * uCode download functions
  1399. *
  1400. ******************************************************************************/
  1401. static void
  1402. il3945_dealloc_ucode_pci(struct il_priv *il)
  1403. {
  1404. il_free_fw_desc(il->pci_dev, &il->ucode_code);
  1405. il_free_fw_desc(il->pci_dev, &il->ucode_data);
  1406. il_free_fw_desc(il->pci_dev, &il->ucode_data_backup);
  1407. il_free_fw_desc(il->pci_dev, &il->ucode_init);
  1408. il_free_fw_desc(il->pci_dev, &il->ucode_init_data);
  1409. il_free_fw_desc(il->pci_dev, &il->ucode_boot);
  1410. }
  1411. /**
  1412. * il3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1413. * looking at all data.
  1414. */
  1415. static int
  1416. il3945_verify_inst_full(struct il_priv *il, __le32 * image, u32 len)
  1417. {
  1418. u32 val;
  1419. u32 save_len = len;
  1420. int rc = 0;
  1421. u32 errcnt;
  1422. D_INFO("ucode inst image size is %u\n", len);
  1423. il_wr(il, HBUS_TARG_MEM_RADDR, IL39_RTC_INST_LOWER_BOUND);
  1424. errcnt = 0;
  1425. for (; len > 0; len -= sizeof(u32), image++) {
  1426. /* read data comes through single port, auto-incr addr */
  1427. /* NOTE: Use the debugless read so we don't flood kernel log
  1428. * if IL_DL_IO is set */
  1429. val = _il_rd(il, HBUS_TARG_MEM_RDAT);
  1430. if (val != le32_to_cpu(*image)) {
  1431. IL_ERR("uCode INST section is invalid at "
  1432. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1433. save_len - len, val, le32_to_cpu(*image));
  1434. rc = -EIO;
  1435. errcnt++;
  1436. if (errcnt >= 20)
  1437. break;
  1438. }
  1439. }
  1440. if (!errcnt)
  1441. D_INFO("ucode image in INSTRUCTION memory is good\n");
  1442. return rc;
  1443. }
  1444. /**
  1445. * il3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1446. * using sample data 100 bytes apart. If these sample points are good,
  1447. * it's a pretty good bet that everything between them is good, too.
  1448. */
  1449. static int
  1450. il3945_verify_inst_sparse(struct il_priv *il, __le32 * image, u32 len)
  1451. {
  1452. u32 val;
  1453. int rc = 0;
  1454. u32 errcnt = 0;
  1455. u32 i;
  1456. D_INFO("ucode inst image size is %u\n", len);
  1457. for (i = 0; i < len; i += 100, image += 100 / sizeof(u32)) {
  1458. /* read data comes through single port, auto-incr addr */
  1459. /* NOTE: Use the debugless read so we don't flood kernel log
  1460. * if IL_DL_IO is set */
  1461. il_wr(il, HBUS_TARG_MEM_RADDR, i + IL39_RTC_INST_LOWER_BOUND);
  1462. val = _il_rd(il, HBUS_TARG_MEM_RDAT);
  1463. if (val != le32_to_cpu(*image)) {
  1464. #if 0 /* Enable this if you want to see details */
  1465. IL_ERR("uCode INST section is invalid at "
  1466. "offset 0x%x, is 0x%x, s/b 0x%x\n", i, val,
  1467. *image);
  1468. #endif
  1469. rc = -EIO;
  1470. errcnt++;
  1471. if (errcnt >= 3)
  1472. break;
  1473. }
  1474. }
  1475. return rc;
  1476. }
  1477. /**
  1478. * il3945_verify_ucode - determine which instruction image is in SRAM,
  1479. * and verify its contents
  1480. */
  1481. static int
  1482. il3945_verify_ucode(struct il_priv *il)
  1483. {
  1484. __le32 *image;
  1485. u32 len;
  1486. int rc = 0;
  1487. /* Try bootstrap */
  1488. image = (__le32 *) il->ucode_boot.v_addr;
  1489. len = il->ucode_boot.len;
  1490. rc = il3945_verify_inst_sparse(il, image, len);
  1491. if (rc == 0) {
  1492. D_INFO("Bootstrap uCode is good in inst SRAM\n");
  1493. return 0;
  1494. }
  1495. /* Try initialize */
  1496. image = (__le32 *) il->ucode_init.v_addr;
  1497. len = il->ucode_init.len;
  1498. rc = il3945_verify_inst_sparse(il, image, len);
  1499. if (rc == 0) {
  1500. D_INFO("Initialize uCode is good in inst SRAM\n");
  1501. return 0;
  1502. }
  1503. /* Try runtime/protocol */
  1504. image = (__le32 *) il->ucode_code.v_addr;
  1505. len = il->ucode_code.len;
  1506. rc = il3945_verify_inst_sparse(il, image, len);
  1507. if (rc == 0) {
  1508. D_INFO("Runtime uCode is good in inst SRAM\n");
  1509. return 0;
  1510. }
  1511. IL_ERR("NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1512. /* Since nothing seems to match, show first several data entries in
  1513. * instruction SRAM, so maybe visual inspection will give a clue.
  1514. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1515. image = (__le32 *) il->ucode_boot.v_addr;
  1516. len = il->ucode_boot.len;
  1517. rc = il3945_verify_inst_full(il, image, len);
  1518. return rc;
  1519. }
  1520. static void
  1521. il3945_nic_start(struct il_priv *il)
  1522. {
  1523. /* Remove all resets to allow NIC to operate */
  1524. _il_wr(il, CSR_RESET, 0);
  1525. }
  1526. #define IL3945_UCODE_GET(item) \
  1527. static u32 il3945_ucode_get_##item(const struct il_ucode_header *ucode)\
  1528. { \
  1529. return le32_to_cpu(ucode->v1.item); \
  1530. }
  1531. static u32
  1532. il3945_ucode_get_header_size(u32 api_ver)
  1533. {
  1534. return 24;
  1535. }
  1536. static u8 *
  1537. il3945_ucode_get_data(const struct il_ucode_header *ucode)
  1538. {
  1539. return (u8 *) ucode->v1.data;
  1540. }
  1541. IL3945_UCODE_GET(inst_size);
  1542. IL3945_UCODE_GET(data_size);
  1543. IL3945_UCODE_GET(init_size);
  1544. IL3945_UCODE_GET(init_data_size);
  1545. IL3945_UCODE_GET(boot_size);
  1546. /**
  1547. * il3945_read_ucode - Read uCode images from disk file.
  1548. *
  1549. * Copy into buffers for card to fetch via bus-mastering
  1550. */
  1551. static int
  1552. il3945_read_ucode(struct il_priv *il)
  1553. {
  1554. const struct il_ucode_header *ucode;
  1555. int ret = -EINVAL, idx;
  1556. const struct firmware *ucode_raw;
  1557. /* firmware file name contains uCode/driver compatibility version */
  1558. const char *name_pre = il->cfg->fw_name_pre;
  1559. const unsigned int api_max = il->cfg->ucode_api_max;
  1560. const unsigned int api_min = il->cfg->ucode_api_min;
  1561. char buf[25];
  1562. u8 *src;
  1563. size_t len;
  1564. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1565. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1566. * request_firmware() is synchronous, file is in memory on return. */
  1567. for (idx = api_max; idx >= api_min; idx--) {
  1568. sprintf(buf, "%s%u%s", name_pre, idx, ".ucode");
  1569. ret = request_firmware(&ucode_raw, buf, &il->pci_dev->dev);
  1570. if (ret < 0) {
  1571. IL_ERR("%s firmware file req failed: %d\n", buf, ret);
  1572. if (ret == -ENOENT)
  1573. continue;
  1574. else
  1575. goto error;
  1576. } else {
  1577. if (idx < api_max)
  1578. IL_ERR("Loaded firmware %s, "
  1579. "which is deprecated. "
  1580. " Please use API v%u instead.\n", buf,
  1581. api_max);
  1582. D_INFO("Got firmware '%s' file "
  1583. "(%zd bytes) from disk\n", buf, ucode_raw->size);
  1584. break;
  1585. }
  1586. }
  1587. if (ret < 0)
  1588. goto error;
  1589. /* Make sure that we got at least our header! */
  1590. if (ucode_raw->size < il3945_ucode_get_header_size(1)) {
  1591. IL_ERR("File size way too small!\n");
  1592. ret = -EINVAL;
  1593. goto err_release;
  1594. }
  1595. /* Data from ucode file: header followed by uCode images */
  1596. ucode = (struct il_ucode_header *)ucode_raw->data;
  1597. il->ucode_ver = le32_to_cpu(ucode->ver);
  1598. api_ver = IL_UCODE_API(il->ucode_ver);
  1599. inst_size = il3945_ucode_get_inst_size(ucode);
  1600. data_size = il3945_ucode_get_data_size(ucode);
  1601. init_size = il3945_ucode_get_init_size(ucode);
  1602. init_data_size = il3945_ucode_get_init_data_size(ucode);
  1603. boot_size = il3945_ucode_get_boot_size(ucode);
  1604. src = il3945_ucode_get_data(ucode);
  1605. /* api_ver should match the api version forming part of the
  1606. * firmware filename ... but we don't check for that and only rely
  1607. * on the API version read from firmware header from here on forward */
  1608. if (api_ver < api_min || api_ver > api_max) {
  1609. IL_ERR("Driver unable to support your firmware API. "
  1610. "Driver supports v%u, firmware is v%u.\n", api_max,
  1611. api_ver);
  1612. il->ucode_ver = 0;
  1613. ret = -EINVAL;
  1614. goto err_release;
  1615. }
  1616. if (api_ver != api_max)
  1617. IL_ERR("Firmware has old API version. Expected %u, "
  1618. "got %u. New firmware can be obtained "
  1619. "from http://www.intellinuxwireless.org.\n", api_max,
  1620. api_ver);
  1621. IL_INFO("loaded firmware version %u.%u.%u.%u\n",
  1622. IL_UCODE_MAJOR(il->ucode_ver), IL_UCODE_MINOR(il->ucode_ver),
  1623. IL_UCODE_API(il->ucode_ver), IL_UCODE_SERIAL(il->ucode_ver));
  1624. snprintf(il->hw->wiphy->fw_version, sizeof(il->hw->wiphy->fw_version),
  1625. "%u.%u.%u.%u", IL_UCODE_MAJOR(il->ucode_ver),
  1626. IL_UCODE_MINOR(il->ucode_ver), IL_UCODE_API(il->ucode_ver),
  1627. IL_UCODE_SERIAL(il->ucode_ver));
  1628. D_INFO("f/w package hdr ucode version raw = 0x%x\n", il->ucode_ver);
  1629. D_INFO("f/w package hdr runtime inst size = %u\n", inst_size);
  1630. D_INFO("f/w package hdr runtime data size = %u\n", data_size);
  1631. D_INFO("f/w package hdr init inst size = %u\n", init_size);
  1632. D_INFO("f/w package hdr init data size = %u\n", init_data_size);
  1633. D_INFO("f/w package hdr boot inst size = %u\n", boot_size);
  1634. /* Verify size of file vs. image size info in file's header */
  1635. if (ucode_raw->size !=
  1636. il3945_ucode_get_header_size(api_ver) + inst_size + data_size +
  1637. init_size + init_data_size + boot_size) {
  1638. D_INFO("uCode file size %zd does not match expected size\n",
  1639. ucode_raw->size);
  1640. ret = -EINVAL;
  1641. goto err_release;
  1642. }
  1643. /* Verify that uCode images will fit in card's SRAM */
  1644. if (inst_size > IL39_MAX_INST_SIZE) {
  1645. D_INFO("uCode instr len %d too large to fit in\n", inst_size);
  1646. ret = -EINVAL;
  1647. goto err_release;
  1648. }
  1649. if (data_size > IL39_MAX_DATA_SIZE) {
  1650. D_INFO("uCode data len %d too large to fit in\n", data_size);
  1651. ret = -EINVAL;
  1652. goto err_release;
  1653. }
  1654. if (init_size > IL39_MAX_INST_SIZE) {
  1655. D_INFO("uCode init instr len %d too large to fit in\n",
  1656. init_size);
  1657. ret = -EINVAL;
  1658. goto err_release;
  1659. }
  1660. if (init_data_size > IL39_MAX_DATA_SIZE) {
  1661. D_INFO("uCode init data len %d too large to fit in\n",
  1662. init_data_size);
  1663. ret = -EINVAL;
  1664. goto err_release;
  1665. }
  1666. if (boot_size > IL39_MAX_BSM_SIZE) {
  1667. D_INFO("uCode boot instr len %d too large to fit in\n",
  1668. boot_size);
  1669. ret = -EINVAL;
  1670. goto err_release;
  1671. }
  1672. /* Allocate ucode buffers for card's bus-master loading ... */
  1673. /* Runtime instructions and 2 copies of data:
  1674. * 1) unmodified from disk
  1675. * 2) backup cache for save/restore during power-downs */
  1676. il->ucode_code.len = inst_size;
  1677. il_alloc_fw_desc(il->pci_dev, &il->ucode_code);
  1678. il->ucode_data.len = data_size;
  1679. il_alloc_fw_desc(il->pci_dev, &il->ucode_data);
  1680. il->ucode_data_backup.len = data_size;
  1681. il_alloc_fw_desc(il->pci_dev, &il->ucode_data_backup);
  1682. if (!il->ucode_code.v_addr || !il->ucode_data.v_addr ||
  1683. !il->ucode_data_backup.v_addr)
  1684. goto err_pci_alloc;
  1685. /* Initialization instructions and data */
  1686. if (init_size && init_data_size) {
  1687. il->ucode_init.len = init_size;
  1688. il_alloc_fw_desc(il->pci_dev, &il->ucode_init);
  1689. il->ucode_init_data.len = init_data_size;
  1690. il_alloc_fw_desc(il->pci_dev, &il->ucode_init_data);
  1691. if (!il->ucode_init.v_addr || !il->ucode_init_data.v_addr)
  1692. goto err_pci_alloc;
  1693. }
  1694. /* Bootstrap (instructions only, no data) */
  1695. if (boot_size) {
  1696. il->ucode_boot.len = boot_size;
  1697. il_alloc_fw_desc(il->pci_dev, &il->ucode_boot);
  1698. if (!il->ucode_boot.v_addr)
  1699. goto err_pci_alloc;
  1700. }
  1701. /* Copy images into buffers for card's bus-master reads ... */
  1702. /* Runtime instructions (first block of data in file) */
  1703. len = inst_size;
  1704. D_INFO("Copying (but not loading) uCode instr len %zd\n", len);
  1705. memcpy(il->ucode_code.v_addr, src, len);
  1706. src += len;
  1707. D_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1708. il->ucode_code.v_addr, (u32) il->ucode_code.p_addr);
  1709. /* Runtime data (2nd block)
  1710. * NOTE: Copy into backup buffer will be done in il3945_up() */
  1711. len = data_size;
  1712. D_INFO("Copying (but not loading) uCode data len %zd\n", len);
  1713. memcpy(il->ucode_data.v_addr, src, len);
  1714. memcpy(il->ucode_data_backup.v_addr, src, len);
  1715. src += len;
  1716. /* Initialization instructions (3rd block) */
  1717. if (init_size) {
  1718. len = init_size;
  1719. D_INFO("Copying (but not loading) init instr len %zd\n", len);
  1720. memcpy(il->ucode_init.v_addr, src, len);
  1721. src += len;
  1722. }
  1723. /* Initialization data (4th block) */
  1724. if (init_data_size) {
  1725. len = init_data_size;
  1726. D_INFO("Copying (but not loading) init data len %zd\n", len);
  1727. memcpy(il->ucode_init_data.v_addr, src, len);
  1728. src += len;
  1729. }
  1730. /* Bootstrap instructions (5th block) */
  1731. len = boot_size;
  1732. D_INFO("Copying (but not loading) boot instr len %zd\n", len);
  1733. memcpy(il->ucode_boot.v_addr, src, len);
  1734. /* We have our copies now, allow OS release its copies */
  1735. release_firmware(ucode_raw);
  1736. return 0;
  1737. err_pci_alloc:
  1738. IL_ERR("failed to allocate pci memory\n");
  1739. ret = -ENOMEM;
  1740. il3945_dealloc_ucode_pci(il);
  1741. err_release:
  1742. release_firmware(ucode_raw);
  1743. error:
  1744. return ret;
  1745. }
  1746. /**
  1747. * il3945_set_ucode_ptrs - Set uCode address location
  1748. *
  1749. * Tell initialization uCode where to find runtime uCode.
  1750. *
  1751. * BSM registers initially contain pointers to initialization uCode.
  1752. * We need to replace them to load runtime uCode inst and data,
  1753. * and to save runtime data when powering down.
  1754. */
  1755. static int
  1756. il3945_set_ucode_ptrs(struct il_priv *il)
  1757. {
  1758. dma_addr_t pinst;
  1759. dma_addr_t pdata;
  1760. /* bits 31:0 for 3945 */
  1761. pinst = il->ucode_code.p_addr;
  1762. pdata = il->ucode_data_backup.p_addr;
  1763. /* Tell bootstrap uCode where to find image to load */
  1764. il_wr_prph(il, BSM_DRAM_INST_PTR_REG, pinst);
  1765. il_wr_prph(il, BSM_DRAM_DATA_PTR_REG, pdata);
  1766. il_wr_prph(il, BSM_DRAM_DATA_BYTECOUNT_REG, il->ucode_data.len);
  1767. /* Inst byte count must be last to set up, bit 31 signals uCode
  1768. * that all new ptr/size info is in place */
  1769. il_wr_prph(il, BSM_DRAM_INST_BYTECOUNT_REG,
  1770. il->ucode_code.len | BSM_DRAM_INST_LOAD);
  1771. D_INFO("Runtime uCode pointers are set.\n");
  1772. return 0;
  1773. }
  1774. /**
  1775. * il3945_init_alive_start - Called after N_ALIVE notification received
  1776. *
  1777. * Called after N_ALIVE notification received from "initialize" uCode.
  1778. *
  1779. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  1780. */
  1781. static void
  1782. il3945_init_alive_start(struct il_priv *il)
  1783. {
  1784. /* Check alive response for "valid" sign from uCode */
  1785. if (il->card_alive_init.is_valid != UCODE_VALID_OK) {
  1786. /* We had an error bringing up the hardware, so take it
  1787. * all the way back down so we can try again */
  1788. D_INFO("Initialize Alive failed.\n");
  1789. goto restart;
  1790. }
  1791. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  1792. * This is a paranoid check, because we would not have gotten the
  1793. * "initialize" alive if code weren't properly loaded. */
  1794. if (il3945_verify_ucode(il)) {
  1795. /* Runtime instruction load was bad;
  1796. * take it all the way back down so we can try again */
  1797. D_INFO("Bad \"initialize\" uCode load.\n");
  1798. goto restart;
  1799. }
  1800. /* Send pointers to protocol/runtime uCode image ... init code will
  1801. * load and launch runtime uCode, which will send us another "Alive"
  1802. * notification. */
  1803. D_INFO("Initialization Alive received.\n");
  1804. if (il3945_set_ucode_ptrs(il)) {
  1805. /* Runtime instruction load won't happen;
  1806. * take it all the way back down so we can try again */
  1807. D_INFO("Couldn't set up uCode pointers.\n");
  1808. goto restart;
  1809. }
  1810. return;
  1811. restart:
  1812. queue_work(il->workqueue, &il->restart);
  1813. }
  1814. /**
  1815. * il3945_alive_start - called after N_ALIVE notification received
  1816. * from protocol/runtime uCode (initialization uCode's
  1817. * Alive gets handled by il3945_init_alive_start()).
  1818. */
  1819. static void
  1820. il3945_alive_start(struct il_priv *il)
  1821. {
  1822. int thermal_spin = 0;
  1823. u32 rfkill;
  1824. D_INFO("Runtime Alive received.\n");
  1825. if (il->card_alive.is_valid != UCODE_VALID_OK) {
  1826. /* We had an error bringing up the hardware, so take it
  1827. * all the way back down so we can try again */
  1828. D_INFO("Alive failed.\n");
  1829. goto restart;
  1830. }
  1831. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1832. * This is a paranoid check, because we would not have gotten the
  1833. * "runtime" alive if code weren't properly loaded. */
  1834. if (il3945_verify_ucode(il)) {
  1835. /* Runtime instruction load was bad;
  1836. * take it all the way back down so we can try again */
  1837. D_INFO("Bad runtime uCode load.\n");
  1838. goto restart;
  1839. }
  1840. rfkill = il_rd_prph(il, APMG_RFKILL_REG);
  1841. D_INFO("RFKILL status: 0x%x\n", rfkill);
  1842. if (rfkill & 0x1) {
  1843. clear_bit(S_RFKILL, &il->status);
  1844. /* if RFKILL is not on, then wait for thermal
  1845. * sensor in adapter to kick in */
  1846. while (il3945_hw_get_temperature(il) == 0) {
  1847. thermal_spin++;
  1848. udelay(10);
  1849. }
  1850. if (thermal_spin)
  1851. D_INFO("Thermal calibration took %dus\n",
  1852. thermal_spin * 10);
  1853. } else
  1854. set_bit(S_RFKILL, &il->status);
  1855. /* After the ALIVE response, we can send commands to 3945 uCode */
  1856. set_bit(S_ALIVE, &il->status);
  1857. /* Enable watchdog to monitor the driver tx queues */
  1858. il_setup_watchdog(il);
  1859. if (il_is_rfkill(il))
  1860. return;
  1861. ieee80211_wake_queues(il->hw);
  1862. il->active_rate = RATES_MASK_3945;
  1863. il_power_update_mode(il, true);
  1864. if (il_is_associated(il)) {
  1865. struct il3945_rxon_cmd *active_rxon =
  1866. (struct il3945_rxon_cmd *)(&il->active);
  1867. il->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1868. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1869. } else {
  1870. /* Initialize our rx_config data */
  1871. il_connection_init_rx_config(il);
  1872. }
  1873. /* Configure Bluetooth device coexistence support */
  1874. il_send_bt_config(il);
  1875. set_bit(S_READY, &il->status);
  1876. /* Configure the adapter for unassociated operation */
  1877. il3945_commit_rxon(il);
  1878. il3945_reg_txpower_periodic(il);
  1879. D_INFO("ALIVE processing complete.\n");
  1880. wake_up(&il->wait_command_queue);
  1881. return;
  1882. restart:
  1883. queue_work(il->workqueue, &il->restart);
  1884. }
  1885. static void il3945_cancel_deferred_work(struct il_priv *il);
  1886. static void
  1887. __il3945_down(struct il_priv *il)
  1888. {
  1889. unsigned long flags;
  1890. int exit_pending;
  1891. D_INFO(DRV_NAME " is going down\n");
  1892. il_scan_cancel_timeout(il, 200);
  1893. exit_pending = test_and_set_bit(S_EXIT_PENDING, &il->status);
  1894. /* Stop TX queues watchdog. We need to have S_EXIT_PENDING bit set
  1895. * to prevent rearm timer */
  1896. del_timer_sync(&il->watchdog);
  1897. /* Station information will now be cleared in device */
  1898. il_clear_ucode_stations(il);
  1899. il_dealloc_bcast_stations(il);
  1900. il_clear_driver_stations(il);
  1901. /* Unblock any waiting calls */
  1902. wake_up_all(&il->wait_command_queue);
  1903. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1904. * exiting the module */
  1905. if (!exit_pending)
  1906. clear_bit(S_EXIT_PENDING, &il->status);
  1907. /* stop and reset the on-board processor */
  1908. _il_wr(il, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1909. /* tell the device to stop sending interrupts */
  1910. spin_lock_irqsave(&il->lock, flags);
  1911. il_disable_interrupts(il);
  1912. spin_unlock_irqrestore(&il->lock, flags);
  1913. il3945_synchronize_irq(il);
  1914. if (il->mac80211_registered)
  1915. ieee80211_stop_queues(il->hw);
  1916. /* If we have not previously called il3945_init() then
  1917. * clear all bits but the RF Kill bits and return */
  1918. if (!il_is_init(il)) {
  1919. il->status =
  1920. test_bit(S_RFKILL, &il->status) << S_RFKILL |
  1921. test_bit(S_GEO_CONFIGURED, &il->status) << S_GEO_CONFIGURED |
  1922. test_bit(S_EXIT_PENDING, &il->status) << S_EXIT_PENDING;
  1923. goto exit;
  1924. }
  1925. /* ...otherwise clear out all the status bits but the RF Kill
  1926. * bit and continue taking the NIC down. */
  1927. il->status &=
  1928. test_bit(S_RFKILL, &il->status) << S_RFKILL |
  1929. test_bit(S_GEO_CONFIGURED, &il->status) << S_GEO_CONFIGURED |
  1930. test_bit(S_FW_ERROR, &il->status) << S_FW_ERROR |
  1931. test_bit(S_EXIT_PENDING, &il->status) << S_EXIT_PENDING;
  1932. /*
  1933. * We disabled and synchronized interrupt, and priv->mutex is taken, so
  1934. * here is the only thread which will program device registers, but
  1935. * still have lockdep assertions, so we are taking reg_lock.
  1936. */
  1937. spin_lock_irq(&il->reg_lock);
  1938. /* FIXME: il_grab_nic_access if rfkill is off ? */
  1939. il3945_hw_txq_ctx_stop(il);
  1940. il3945_hw_rxq_stop(il);
  1941. /* Power-down device's busmaster DMA clocks */
  1942. _il_wr_prph(il, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1943. udelay(5);
  1944. /* Stop the device, and put it in low power state */
  1945. _il_apm_stop(il);
  1946. spin_unlock_irq(&il->reg_lock);
  1947. il3945_hw_txq_ctx_free(il);
  1948. exit:
  1949. memset(&il->card_alive, 0, sizeof(struct il_alive_resp));
  1950. if (il->beacon_skb)
  1951. dev_kfree_skb(il->beacon_skb);
  1952. il->beacon_skb = NULL;
  1953. /* clear out any free frames */
  1954. il3945_clear_free_frames(il);
  1955. }
  1956. static void
  1957. il3945_down(struct il_priv *il)
  1958. {
  1959. mutex_lock(&il->mutex);
  1960. __il3945_down(il);
  1961. mutex_unlock(&il->mutex);
  1962. il3945_cancel_deferred_work(il);
  1963. }
  1964. #define MAX_HW_RESTARTS 5
  1965. static int
  1966. il3945_alloc_bcast_station(struct il_priv *il)
  1967. {
  1968. unsigned long flags;
  1969. u8 sta_id;
  1970. spin_lock_irqsave(&il->sta_lock, flags);
  1971. sta_id = il_prep_station(il, il_bcast_addr, false, NULL);
  1972. if (sta_id == IL_INVALID_STATION) {
  1973. IL_ERR("Unable to prepare broadcast station\n");
  1974. spin_unlock_irqrestore(&il->sta_lock, flags);
  1975. return -EINVAL;
  1976. }
  1977. il->stations[sta_id].used |= IL_STA_DRIVER_ACTIVE;
  1978. il->stations[sta_id].used |= IL_STA_BCAST;
  1979. spin_unlock_irqrestore(&il->sta_lock, flags);
  1980. return 0;
  1981. }
  1982. static int
  1983. __il3945_up(struct il_priv *il)
  1984. {
  1985. int rc, i;
  1986. rc = il3945_alloc_bcast_station(il);
  1987. if (rc)
  1988. return rc;
  1989. if (test_bit(S_EXIT_PENDING, &il->status)) {
  1990. IL_WARN("Exit pending; will not bring the NIC up\n");
  1991. return -EIO;
  1992. }
  1993. if (!il->ucode_data_backup.v_addr || !il->ucode_data.v_addr) {
  1994. IL_ERR("ucode not available for device bring up\n");
  1995. return -EIO;
  1996. }
  1997. /* If platform's RF_KILL switch is NOT set to KILL */
  1998. if (_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1999. clear_bit(S_RFKILL, &il->status);
  2000. else {
  2001. set_bit(S_RFKILL, &il->status);
  2002. IL_WARN("Radio disabled by HW RF Kill switch\n");
  2003. return -ENODEV;
  2004. }
  2005. _il_wr(il, CSR_INT, 0xFFFFFFFF);
  2006. rc = il3945_hw_nic_init(il);
  2007. if (rc) {
  2008. IL_ERR("Unable to int nic\n");
  2009. return rc;
  2010. }
  2011. /* make sure rfkill handshake bits are cleared */
  2012. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2013. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2014. /* clear (again), then enable host interrupts */
  2015. _il_wr(il, CSR_INT, 0xFFFFFFFF);
  2016. il_enable_interrupts(il);
  2017. /* really make sure rfkill handshake bits are cleared */
  2018. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2019. _il_wr(il, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2020. /* Copy original ucode data image from disk into backup cache.
  2021. * This will be used to initialize the on-board processor's
  2022. * data SRAM for a clean start when the runtime program first loads. */
  2023. memcpy(il->ucode_data_backup.v_addr, il->ucode_data.v_addr,
  2024. il->ucode_data.len);
  2025. /* We return success when we resume from suspend and rf_kill is on. */
  2026. if (test_bit(S_RFKILL, &il->status))
  2027. return 0;
  2028. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2029. /* load bootstrap state machine,
  2030. * load bootstrap program into processor's memory,
  2031. * prepare to load the "initialize" uCode */
  2032. rc = il->ops->load_ucode(il);
  2033. if (rc) {
  2034. IL_ERR("Unable to set up bootstrap uCode: %d\n", rc);
  2035. continue;
  2036. }
  2037. /* start card; "initialize" will load runtime ucode */
  2038. il3945_nic_start(il);
  2039. D_INFO(DRV_NAME " is coming up\n");
  2040. return 0;
  2041. }
  2042. set_bit(S_EXIT_PENDING, &il->status);
  2043. __il3945_down(il);
  2044. clear_bit(S_EXIT_PENDING, &il->status);
  2045. /* tried to restart and config the device for as long as our
  2046. * patience could withstand */
  2047. IL_ERR("Unable to initialize device after %d attempts.\n", i);
  2048. return -EIO;
  2049. }
  2050. /*****************************************************************************
  2051. *
  2052. * Workqueue callbacks
  2053. *
  2054. *****************************************************************************/
  2055. static void
  2056. il3945_bg_init_alive_start(struct work_struct *data)
  2057. {
  2058. struct il_priv *il =
  2059. container_of(data, struct il_priv, init_alive_start.work);
  2060. mutex_lock(&il->mutex);
  2061. if (test_bit(S_EXIT_PENDING, &il->status))
  2062. goto out;
  2063. il3945_init_alive_start(il);
  2064. out:
  2065. mutex_unlock(&il->mutex);
  2066. }
  2067. static void
  2068. il3945_bg_alive_start(struct work_struct *data)
  2069. {
  2070. struct il_priv *il =
  2071. container_of(data, struct il_priv, alive_start.work);
  2072. mutex_lock(&il->mutex);
  2073. if (test_bit(S_EXIT_PENDING, &il->status) || il->txq == NULL)
  2074. goto out;
  2075. il3945_alive_start(il);
  2076. out:
  2077. mutex_unlock(&il->mutex);
  2078. }
  2079. /*
  2080. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2081. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2082. * *is* readable even when device has been SW_RESET into low power mode
  2083. * (e.g. during RF KILL).
  2084. */
  2085. static void
  2086. il3945_rfkill_poll(struct work_struct *data)
  2087. {
  2088. struct il_priv *il =
  2089. container_of(data, struct il_priv, _3945.rfkill_poll.work);
  2090. bool old_rfkill = test_bit(S_RFKILL, &il->status);
  2091. bool new_rfkill =
  2092. !(_il_rd(il, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2093. if (new_rfkill != old_rfkill) {
  2094. if (new_rfkill)
  2095. set_bit(S_RFKILL, &il->status);
  2096. else
  2097. clear_bit(S_RFKILL, &il->status);
  2098. wiphy_rfkill_set_hw_state(il->hw->wiphy, new_rfkill);
  2099. D_RF_KILL("RF_KILL bit toggled to %s.\n",
  2100. new_rfkill ? "disable radio" : "enable radio");
  2101. }
  2102. /* Keep this running, even if radio now enabled. This will be
  2103. * cancelled in mac_start() if system decides to start again */
  2104. queue_delayed_work(il->workqueue, &il->_3945.rfkill_poll,
  2105. round_jiffies_relative(2 * HZ));
  2106. }
  2107. int
  2108. il3945_request_scan(struct il_priv *il, struct ieee80211_vif *vif)
  2109. {
  2110. struct il_host_cmd cmd = {
  2111. .id = C_SCAN,
  2112. .len = sizeof(struct il3945_scan_cmd),
  2113. .flags = CMD_SIZE_HUGE,
  2114. };
  2115. struct il3945_scan_cmd *scan;
  2116. u8 n_probes = 0;
  2117. enum ieee80211_band band;
  2118. bool is_active = false;
  2119. int ret;
  2120. u16 len;
  2121. lockdep_assert_held(&il->mutex);
  2122. if (!il->scan_cmd) {
  2123. il->scan_cmd =
  2124. kmalloc(sizeof(struct il3945_scan_cmd) + IL_MAX_SCAN_SIZE,
  2125. GFP_KERNEL);
  2126. if (!il->scan_cmd) {
  2127. D_SCAN("Fail to allocate scan memory\n");
  2128. return -ENOMEM;
  2129. }
  2130. }
  2131. scan = il->scan_cmd;
  2132. memset(scan, 0, sizeof(struct il3945_scan_cmd) + IL_MAX_SCAN_SIZE);
  2133. scan->quiet_plcp_th = IL_PLCP_QUIET_THRESH;
  2134. scan->quiet_time = IL_ACTIVE_QUIET_TIME;
  2135. if (il_is_associated(il)) {
  2136. u16 interval;
  2137. u32 extra;
  2138. u32 suspend_time = 100;
  2139. u32 scan_suspend_time = 100;
  2140. D_INFO("Scanning while associated...\n");
  2141. interval = vif->bss_conf.beacon_int;
  2142. scan->suspend_time = 0;
  2143. scan->max_out_time = cpu_to_le32(200 * 1024);
  2144. if (!interval)
  2145. interval = suspend_time;
  2146. /*
  2147. * suspend time format:
  2148. * 0-19: beacon interval in usec (time before exec.)
  2149. * 20-23: 0
  2150. * 24-31: number of beacons (suspend between channels)
  2151. */
  2152. extra = (suspend_time / interval) << 24;
  2153. scan_suspend_time =
  2154. 0xFF0FFFFF & (extra | ((suspend_time % interval) * 1024));
  2155. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2156. D_SCAN("suspend_time 0x%X beacon interval %d\n",
  2157. scan_suspend_time, interval);
  2158. }
  2159. if (il->scan_request->n_ssids) {
  2160. int i, p = 0;
  2161. D_SCAN("Kicking off active scan\n");
  2162. for (i = 0; i < il->scan_request->n_ssids; i++) {
  2163. /* always does wildcard anyway */
  2164. if (!il->scan_request->ssids[i].ssid_len)
  2165. continue;
  2166. scan->direct_scan[p].id = WLAN_EID_SSID;
  2167. scan->direct_scan[p].len =
  2168. il->scan_request->ssids[i].ssid_len;
  2169. memcpy(scan->direct_scan[p].ssid,
  2170. il->scan_request->ssids[i].ssid,
  2171. il->scan_request->ssids[i].ssid_len);
  2172. n_probes++;
  2173. p++;
  2174. }
  2175. is_active = true;
  2176. } else
  2177. D_SCAN("Kicking off passive scan.\n");
  2178. /* We don't build a direct scan probe request; the uCode will do
  2179. * that based on the direct_mask added to each channel entry */
  2180. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2181. scan->tx_cmd.sta_id = il->hw_params.bcast_id;
  2182. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2183. /* flags + rate selection */
  2184. switch (il->scan_band) {
  2185. case IEEE80211_BAND_2GHZ:
  2186. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2187. scan->tx_cmd.rate = RATE_1M_PLCP;
  2188. band = IEEE80211_BAND_2GHZ;
  2189. break;
  2190. case IEEE80211_BAND_5GHZ:
  2191. scan->tx_cmd.rate = RATE_6M_PLCP;
  2192. band = IEEE80211_BAND_5GHZ;
  2193. break;
  2194. default:
  2195. IL_WARN("Invalid scan band\n");
  2196. return -EIO;
  2197. }
  2198. /*
  2199. * If active scaning is requested but a certain channel is marked
  2200. * passive, we can do active scanning if we detect transmissions. For
  2201. * passive only scanning disable switching to active on any channel.
  2202. */
  2203. scan->good_CRC_th =
  2204. is_active ? IL_GOOD_CRC_TH_DEFAULT : IL_GOOD_CRC_TH_NEVER;
  2205. len =
  2206. il_fill_probe_req(il, (struct ieee80211_mgmt *)scan->data,
  2207. vif->addr, il->scan_request->ie,
  2208. il->scan_request->ie_len,
  2209. IL_MAX_SCAN_SIZE - sizeof(*scan));
  2210. scan->tx_cmd.len = cpu_to_le16(len);
  2211. /* select Rx antennas */
  2212. scan->flags |= il3945_get_antenna_flags(il);
  2213. scan->channel_count =
  2214. il3945_get_channels_for_scan(il, band, is_active, n_probes,
  2215. (void *)&scan->data[len], vif);
  2216. if (scan->channel_count == 0) {
  2217. D_SCAN("channel count %d\n", scan->channel_count);
  2218. return -EIO;
  2219. }
  2220. cmd.len +=
  2221. le16_to_cpu(scan->tx_cmd.len) +
  2222. scan->channel_count * sizeof(struct il3945_scan_channel);
  2223. cmd.data = scan;
  2224. scan->len = cpu_to_le16(cmd.len);
  2225. set_bit(S_SCAN_HW, &il->status);
  2226. ret = il_send_cmd_sync(il, &cmd);
  2227. if (ret)
  2228. clear_bit(S_SCAN_HW, &il->status);
  2229. return ret;
  2230. }
  2231. void
  2232. il3945_post_scan(struct il_priv *il)
  2233. {
  2234. /*
  2235. * Since setting the RXON may have been deferred while
  2236. * performing the scan, fire one off if needed
  2237. */
  2238. if (memcmp(&il->staging, &il->active, sizeof(il->staging)))
  2239. il3945_commit_rxon(il);
  2240. }
  2241. static void
  2242. il3945_bg_restart(struct work_struct *data)
  2243. {
  2244. struct il_priv *il = container_of(data, struct il_priv, restart);
  2245. if (test_bit(S_EXIT_PENDING, &il->status))
  2246. return;
  2247. if (test_and_clear_bit(S_FW_ERROR, &il->status)) {
  2248. mutex_lock(&il->mutex);
  2249. /* FIXME: vif can be dereferenced */
  2250. il->vif = NULL;
  2251. il->is_open = 0;
  2252. mutex_unlock(&il->mutex);
  2253. il3945_down(il);
  2254. ieee80211_restart_hw(il->hw);
  2255. } else {
  2256. il3945_down(il);
  2257. mutex_lock(&il->mutex);
  2258. if (test_bit(S_EXIT_PENDING, &il->status)) {
  2259. mutex_unlock(&il->mutex);
  2260. return;
  2261. }
  2262. __il3945_up(il);
  2263. mutex_unlock(&il->mutex);
  2264. }
  2265. }
  2266. static void
  2267. il3945_bg_rx_replenish(struct work_struct *data)
  2268. {
  2269. struct il_priv *il = container_of(data, struct il_priv, rx_replenish);
  2270. mutex_lock(&il->mutex);
  2271. if (test_bit(S_EXIT_PENDING, &il->status))
  2272. goto out;
  2273. il3945_rx_replenish(il);
  2274. out:
  2275. mutex_unlock(&il->mutex);
  2276. }
  2277. void
  2278. il3945_post_associate(struct il_priv *il)
  2279. {
  2280. int rc = 0;
  2281. struct ieee80211_conf *conf = NULL;
  2282. if (!il->vif || !il->is_open)
  2283. return;
  2284. D_ASSOC("Associated as %d to: %pM\n", il->vif->bss_conf.aid,
  2285. il->active.bssid_addr);
  2286. if (test_bit(S_EXIT_PENDING, &il->status))
  2287. return;
  2288. il_scan_cancel_timeout(il, 200);
  2289. conf = &il->hw->conf;
  2290. il->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2291. il3945_commit_rxon(il);
  2292. rc = il_send_rxon_timing(il);
  2293. if (rc)
  2294. IL_WARN("C_RXON_TIMING failed - " "Attempting to continue.\n");
  2295. il->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2296. il->staging.assoc_id = cpu_to_le16(il->vif->bss_conf.aid);
  2297. D_ASSOC("assoc id %d beacon interval %d\n", il->vif->bss_conf.aid,
  2298. il->vif->bss_conf.beacon_int);
  2299. if (il->vif->bss_conf.use_short_preamble)
  2300. il->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2301. else
  2302. il->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2303. if (il->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2304. if (il->vif->bss_conf.use_short_slot)
  2305. il->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2306. else
  2307. il->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2308. }
  2309. il3945_commit_rxon(il);
  2310. switch (il->vif->type) {
  2311. case NL80211_IFTYPE_STATION:
  2312. il3945_rate_scale_init(il->hw, IL_AP_ID);
  2313. break;
  2314. case NL80211_IFTYPE_ADHOC:
  2315. il3945_send_beacon_cmd(il);
  2316. break;
  2317. default:
  2318. IL_ERR("%s Should not be called in %d mode\n", __func__,
  2319. il->vif->type);
  2320. break;
  2321. }
  2322. }
  2323. /*****************************************************************************
  2324. *
  2325. * mac80211 entry point functions
  2326. *
  2327. *****************************************************************************/
  2328. #define UCODE_READY_TIMEOUT (2 * HZ)
  2329. static int
  2330. il3945_mac_start(struct ieee80211_hw *hw)
  2331. {
  2332. struct il_priv *il = hw->priv;
  2333. int ret;
  2334. /* we should be verifying the device is ready to be opened */
  2335. mutex_lock(&il->mutex);
  2336. D_MAC80211("enter\n");
  2337. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2338. * ucode filename and max sizes are card-specific. */
  2339. if (!il->ucode_code.len) {
  2340. ret = il3945_read_ucode(il);
  2341. if (ret) {
  2342. IL_ERR("Could not read microcode: %d\n", ret);
  2343. mutex_unlock(&il->mutex);
  2344. goto out_release_irq;
  2345. }
  2346. }
  2347. ret = __il3945_up(il);
  2348. mutex_unlock(&il->mutex);
  2349. if (ret)
  2350. goto out_release_irq;
  2351. D_INFO("Start UP work.\n");
  2352. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2353. * mac80211 will not be run successfully. */
  2354. ret = wait_event_timeout(il->wait_command_queue,
  2355. test_bit(S_READY, &il->status),
  2356. UCODE_READY_TIMEOUT);
  2357. if (!ret) {
  2358. if (!test_bit(S_READY, &il->status)) {
  2359. IL_ERR("Wait for START_ALIVE timeout after %dms.\n",
  2360. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2361. ret = -ETIMEDOUT;
  2362. goto out_release_irq;
  2363. }
  2364. }
  2365. /* ucode is running and will send rfkill notifications,
  2366. * no need to poll the killswitch state anymore */
  2367. cancel_delayed_work(&il->_3945.rfkill_poll);
  2368. il->is_open = 1;
  2369. D_MAC80211("leave\n");
  2370. return 0;
  2371. out_release_irq:
  2372. il->is_open = 0;
  2373. D_MAC80211("leave - failed\n");
  2374. return ret;
  2375. }
  2376. static void
  2377. il3945_mac_stop(struct ieee80211_hw *hw)
  2378. {
  2379. struct il_priv *il = hw->priv;
  2380. D_MAC80211("enter\n");
  2381. if (!il->is_open) {
  2382. D_MAC80211("leave - skip\n");
  2383. return;
  2384. }
  2385. il->is_open = 0;
  2386. il3945_down(il);
  2387. flush_workqueue(il->workqueue);
  2388. /* start polling the killswitch state again */
  2389. queue_delayed_work(il->workqueue, &il->_3945.rfkill_poll,
  2390. round_jiffies_relative(2 * HZ));
  2391. D_MAC80211("leave\n");
  2392. }
  2393. static void
  2394. il3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2395. {
  2396. struct il_priv *il = hw->priv;
  2397. D_MAC80211("enter\n");
  2398. D_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2399. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2400. if (il3945_tx_skb(il, skb))
  2401. dev_kfree_skb_any(skb);
  2402. D_MAC80211("leave\n");
  2403. }
  2404. void
  2405. il3945_config_ap(struct il_priv *il)
  2406. {
  2407. struct ieee80211_vif *vif = il->vif;
  2408. int rc = 0;
  2409. if (test_bit(S_EXIT_PENDING, &il->status))
  2410. return;
  2411. /* The following should be done only at AP bring up */
  2412. if (!(il_is_associated(il))) {
  2413. /* RXON - unassoc (to set timing command) */
  2414. il->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2415. il3945_commit_rxon(il);
  2416. /* RXON Timing */
  2417. rc = il_send_rxon_timing(il);
  2418. if (rc)
  2419. IL_WARN("C_RXON_TIMING failed - "
  2420. "Attempting to continue.\n");
  2421. il->staging.assoc_id = 0;
  2422. if (vif->bss_conf.use_short_preamble)
  2423. il->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2424. else
  2425. il->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2426. if (il->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2427. if (vif->bss_conf.use_short_slot)
  2428. il->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2429. else
  2430. il->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2431. }
  2432. /* restore RXON assoc */
  2433. il->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2434. il3945_commit_rxon(il);
  2435. }
  2436. il3945_send_beacon_cmd(il);
  2437. }
  2438. static int
  2439. il3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2440. struct ieee80211_vif *vif, struct ieee80211_sta *sta,
  2441. struct ieee80211_key_conf *key)
  2442. {
  2443. struct il_priv *il = hw->priv;
  2444. int ret = 0;
  2445. u8 sta_id = IL_INVALID_STATION;
  2446. u8 static_key;
  2447. D_MAC80211("enter\n");
  2448. if (il3945_mod_params.sw_crypto) {
  2449. D_MAC80211("leave - hwcrypto disabled\n");
  2450. return -EOPNOTSUPP;
  2451. }
  2452. /*
  2453. * To support IBSS RSN, don't program group keys in IBSS, the
  2454. * hardware will then not attempt to decrypt the frames.
  2455. */
  2456. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2457. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  2458. D_MAC80211("leave - IBSS RSN\n");
  2459. return -EOPNOTSUPP;
  2460. }
  2461. static_key = !il_is_associated(il);
  2462. if (!static_key) {
  2463. sta_id = il_sta_id_or_broadcast(il, sta);
  2464. if (sta_id == IL_INVALID_STATION) {
  2465. D_MAC80211("leave - station not found\n");
  2466. return -EINVAL;
  2467. }
  2468. }
  2469. mutex_lock(&il->mutex);
  2470. il_scan_cancel_timeout(il, 100);
  2471. switch (cmd) {
  2472. case SET_KEY:
  2473. if (static_key)
  2474. ret = il3945_set_static_key(il, key);
  2475. else
  2476. ret = il3945_set_dynamic_key(il, key, sta_id);
  2477. D_MAC80211("enable hwcrypto key\n");
  2478. break;
  2479. case DISABLE_KEY:
  2480. if (static_key)
  2481. ret = il3945_remove_static_key(il);
  2482. else
  2483. ret = il3945_clear_sta_key_info(il, sta_id);
  2484. D_MAC80211("disable hwcrypto key\n");
  2485. break;
  2486. default:
  2487. ret = -EINVAL;
  2488. }
  2489. D_MAC80211("leave ret %d\n", ret);
  2490. mutex_unlock(&il->mutex);
  2491. return ret;
  2492. }
  2493. static int
  2494. il3945_mac_sta_add(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
  2495. struct ieee80211_sta *sta)
  2496. {
  2497. struct il_priv *il = hw->priv;
  2498. struct il3945_sta_priv *sta_priv = (void *)sta->drv_priv;
  2499. int ret;
  2500. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2501. u8 sta_id;
  2502. mutex_lock(&il->mutex);
  2503. D_INFO("station %pM\n", sta->addr);
  2504. sta_priv->common.sta_id = IL_INVALID_STATION;
  2505. ret = il_add_station_common(il, sta->addr, is_ap, sta, &sta_id);
  2506. if (ret) {
  2507. IL_ERR("Unable to add station %pM (%d)\n", sta->addr, ret);
  2508. /* Should we return success if return code is EEXIST ? */
  2509. mutex_unlock(&il->mutex);
  2510. return ret;
  2511. }
  2512. sta_priv->common.sta_id = sta_id;
  2513. /* Initialize rate scaling */
  2514. D_INFO("Initializing rate scaling for station %pM\n", sta->addr);
  2515. il3945_rs_rate_init(il, sta, sta_id);
  2516. mutex_unlock(&il->mutex);
  2517. return 0;
  2518. }
  2519. static void
  2520. il3945_configure_filter(struct ieee80211_hw *hw, unsigned int changed_flags,
  2521. unsigned int *total_flags, u64 multicast)
  2522. {
  2523. struct il_priv *il = hw->priv;
  2524. __le32 filter_or = 0, filter_nand = 0;
  2525. #define CHK(test, flag) do { \
  2526. if (*total_flags & (test)) \
  2527. filter_or |= (flag); \
  2528. else \
  2529. filter_nand |= (flag); \
  2530. } while (0)
  2531. D_MAC80211("Enter: changed: 0x%x, total: 0x%x\n", changed_flags,
  2532. *total_flags);
  2533. CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
  2534. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK);
  2535. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2536. #undef CHK
  2537. mutex_lock(&il->mutex);
  2538. il->staging.filter_flags &= ~filter_nand;
  2539. il->staging.filter_flags |= filter_or;
  2540. /*
  2541. * Not committing directly because hardware can perform a scan,
  2542. * but even if hw is ready, committing here breaks for some reason,
  2543. * we'll eventually commit the filter flags change anyway.
  2544. */
  2545. mutex_unlock(&il->mutex);
  2546. /*
  2547. * Receiving all multicast frames is always enabled by the
  2548. * default flags setup in il_connection_init_rx_config()
  2549. * since we currently do not support programming multicast
  2550. * filters into the device.
  2551. */
  2552. *total_flags &=
  2553. FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2554. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2555. }
  2556. /*****************************************************************************
  2557. *
  2558. * sysfs attributes
  2559. *
  2560. *****************************************************************************/
  2561. #ifdef CONFIG_IWLEGACY_DEBUG
  2562. /*
  2563. * The following adds a new attribute to the sysfs representation
  2564. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2565. * used for controlling the debug level.
  2566. *
  2567. * See the level definitions in iwl for details.
  2568. *
  2569. * The debug_level being managed using sysfs below is a per device debug
  2570. * level that is used instead of the global debug level if it (the per
  2571. * device debug level) is set.
  2572. */
  2573. static ssize_t
  2574. il3945_show_debug_level(struct device *d, struct device_attribute *attr,
  2575. char *buf)
  2576. {
  2577. struct il_priv *il = dev_get_drvdata(d);
  2578. return sprintf(buf, "0x%08X\n", il_get_debug_level(il));
  2579. }
  2580. static ssize_t
  2581. il3945_store_debug_level(struct device *d, struct device_attribute *attr,
  2582. const char *buf, size_t count)
  2583. {
  2584. struct il_priv *il = dev_get_drvdata(d);
  2585. unsigned long val;
  2586. int ret;
  2587. ret = strict_strtoul(buf, 0, &val);
  2588. if (ret)
  2589. IL_INFO("%s is not in hex or decimal form.\n", buf);
  2590. else
  2591. il->debug_level = val;
  2592. return strnlen(buf, count);
  2593. }
  2594. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO, il3945_show_debug_level,
  2595. il3945_store_debug_level);
  2596. #endif /* CONFIG_IWLEGACY_DEBUG */
  2597. static ssize_t
  2598. il3945_show_temperature(struct device *d, struct device_attribute *attr,
  2599. char *buf)
  2600. {
  2601. struct il_priv *il = dev_get_drvdata(d);
  2602. if (!il_is_alive(il))
  2603. return -EAGAIN;
  2604. return sprintf(buf, "%d\n", il3945_hw_get_temperature(il));
  2605. }
  2606. static DEVICE_ATTR(temperature, S_IRUGO, il3945_show_temperature, NULL);
  2607. static ssize_t
  2608. il3945_show_tx_power(struct device *d, struct device_attribute *attr, char *buf)
  2609. {
  2610. struct il_priv *il = dev_get_drvdata(d);
  2611. return sprintf(buf, "%d\n", il->tx_power_user_lmt);
  2612. }
  2613. static ssize_t
  2614. il3945_store_tx_power(struct device *d, struct device_attribute *attr,
  2615. const char *buf, size_t count)
  2616. {
  2617. struct il_priv *il = dev_get_drvdata(d);
  2618. char *p = (char *)buf;
  2619. u32 val;
  2620. val = simple_strtoul(p, &p, 10);
  2621. if (p == buf)
  2622. IL_INFO(": %s is not in decimal form.\n", buf);
  2623. else
  2624. il3945_hw_reg_set_txpower(il, val);
  2625. return count;
  2626. }
  2627. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, il3945_show_tx_power,
  2628. il3945_store_tx_power);
  2629. static ssize_t
  2630. il3945_show_flags(struct device *d, struct device_attribute *attr, char *buf)
  2631. {
  2632. struct il_priv *il = dev_get_drvdata(d);
  2633. return sprintf(buf, "0x%04X\n", il->active.flags);
  2634. }
  2635. static ssize_t
  2636. il3945_store_flags(struct device *d, struct device_attribute *attr,
  2637. const char *buf, size_t count)
  2638. {
  2639. struct il_priv *il = dev_get_drvdata(d);
  2640. u32 flags = simple_strtoul(buf, NULL, 0);
  2641. mutex_lock(&il->mutex);
  2642. if (le32_to_cpu(il->staging.flags) != flags) {
  2643. /* Cancel any currently running scans... */
  2644. if (il_scan_cancel_timeout(il, 100))
  2645. IL_WARN("Could not cancel scan.\n");
  2646. else {
  2647. D_INFO("Committing rxon.flags = 0x%04X\n", flags);
  2648. il->staging.flags = cpu_to_le32(flags);
  2649. il3945_commit_rxon(il);
  2650. }
  2651. }
  2652. mutex_unlock(&il->mutex);
  2653. return count;
  2654. }
  2655. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, il3945_show_flags,
  2656. il3945_store_flags);
  2657. static ssize_t
  2658. il3945_show_filter_flags(struct device *d, struct device_attribute *attr,
  2659. char *buf)
  2660. {
  2661. struct il_priv *il = dev_get_drvdata(d);
  2662. return sprintf(buf, "0x%04X\n", le32_to_cpu(il->active.filter_flags));
  2663. }
  2664. static ssize_t
  2665. il3945_store_filter_flags(struct device *d, struct device_attribute *attr,
  2666. const char *buf, size_t count)
  2667. {
  2668. struct il_priv *il = dev_get_drvdata(d);
  2669. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2670. mutex_lock(&il->mutex);
  2671. if (le32_to_cpu(il->staging.filter_flags) != filter_flags) {
  2672. /* Cancel any currently running scans... */
  2673. if (il_scan_cancel_timeout(il, 100))
  2674. IL_WARN("Could not cancel scan.\n");
  2675. else {
  2676. D_INFO("Committing rxon.filter_flags = " "0x%04X\n",
  2677. filter_flags);
  2678. il->staging.filter_flags = cpu_to_le32(filter_flags);
  2679. il3945_commit_rxon(il);
  2680. }
  2681. }
  2682. mutex_unlock(&il->mutex);
  2683. return count;
  2684. }
  2685. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, il3945_show_filter_flags,
  2686. il3945_store_filter_flags);
  2687. static ssize_t
  2688. il3945_show_measurement(struct device *d, struct device_attribute *attr,
  2689. char *buf)
  2690. {
  2691. struct il_priv *il = dev_get_drvdata(d);
  2692. struct il_spectrum_notification measure_report;
  2693. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2694. u8 *data = (u8 *) &measure_report;
  2695. unsigned long flags;
  2696. spin_lock_irqsave(&il->lock, flags);
  2697. if (!(il->measurement_status & MEASUREMENT_READY)) {
  2698. spin_unlock_irqrestore(&il->lock, flags);
  2699. return 0;
  2700. }
  2701. memcpy(&measure_report, &il->measure_report, size);
  2702. il->measurement_status = 0;
  2703. spin_unlock_irqrestore(&il->lock, flags);
  2704. while (size && PAGE_SIZE - len) {
  2705. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2706. PAGE_SIZE - len, 1);
  2707. len = strlen(buf);
  2708. if (PAGE_SIZE - len)
  2709. buf[len++] = '\n';
  2710. ofs += 16;
  2711. size -= min(size, 16U);
  2712. }
  2713. return len;
  2714. }
  2715. static ssize_t
  2716. il3945_store_measurement(struct device *d, struct device_attribute *attr,
  2717. const char *buf, size_t count)
  2718. {
  2719. struct il_priv *il = dev_get_drvdata(d);
  2720. struct ieee80211_measurement_params params = {
  2721. .channel = le16_to_cpu(il->active.channel),
  2722. .start_time = cpu_to_le64(il->_3945.last_tsf),
  2723. .duration = cpu_to_le16(1),
  2724. };
  2725. u8 type = IL_MEASURE_BASIC;
  2726. u8 buffer[32];
  2727. u8 channel;
  2728. if (count) {
  2729. char *p = buffer;
  2730. strncpy(buffer, buf, min(sizeof(buffer), count));
  2731. channel = simple_strtoul(p, NULL, 0);
  2732. if (channel)
  2733. params.channel = channel;
  2734. p = buffer;
  2735. while (*p && *p != ' ')
  2736. p++;
  2737. if (*p)
  2738. type = simple_strtoul(p + 1, NULL, 0);
  2739. }
  2740. D_INFO("Invoking measurement of type %d on " "channel %d (for '%s')\n",
  2741. type, params.channel, buf);
  2742. il3945_get_measurement(il, &params, type);
  2743. return count;
  2744. }
  2745. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR, il3945_show_measurement,
  2746. il3945_store_measurement);
  2747. static ssize_t
  2748. il3945_store_retry_rate(struct device *d, struct device_attribute *attr,
  2749. const char *buf, size_t count)
  2750. {
  2751. struct il_priv *il = dev_get_drvdata(d);
  2752. il->retry_rate = simple_strtoul(buf, NULL, 0);
  2753. if (il->retry_rate <= 0)
  2754. il->retry_rate = 1;
  2755. return count;
  2756. }
  2757. static ssize_t
  2758. il3945_show_retry_rate(struct device *d, struct device_attribute *attr,
  2759. char *buf)
  2760. {
  2761. struct il_priv *il = dev_get_drvdata(d);
  2762. return sprintf(buf, "%d", il->retry_rate);
  2763. }
  2764. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, il3945_show_retry_rate,
  2765. il3945_store_retry_rate);
  2766. static ssize_t
  2767. il3945_show_channels(struct device *d, struct device_attribute *attr, char *buf)
  2768. {
  2769. /* all this shit doesn't belong into sysfs anyway */
  2770. return 0;
  2771. }
  2772. static DEVICE_ATTR(channels, S_IRUSR, il3945_show_channels, NULL);
  2773. static ssize_t
  2774. il3945_show_antenna(struct device *d, struct device_attribute *attr, char *buf)
  2775. {
  2776. struct il_priv *il = dev_get_drvdata(d);
  2777. if (!il_is_alive(il))
  2778. return -EAGAIN;
  2779. return sprintf(buf, "%d\n", il3945_mod_params.antenna);
  2780. }
  2781. static ssize_t
  2782. il3945_store_antenna(struct device *d, struct device_attribute *attr,
  2783. const char *buf, size_t count)
  2784. {
  2785. struct il_priv *il __maybe_unused = dev_get_drvdata(d);
  2786. int ant;
  2787. if (count == 0)
  2788. return 0;
  2789. if (sscanf(buf, "%1i", &ant) != 1) {
  2790. D_INFO("not in hex or decimal form.\n");
  2791. return count;
  2792. }
  2793. if (ant >= 0 && ant <= 2) {
  2794. D_INFO("Setting antenna select to %d.\n", ant);
  2795. il3945_mod_params.antenna = (enum il3945_antenna)ant;
  2796. } else
  2797. D_INFO("Bad antenna select value %d.\n", ant);
  2798. return count;
  2799. }
  2800. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, il3945_show_antenna,
  2801. il3945_store_antenna);
  2802. static ssize_t
  2803. il3945_show_status(struct device *d, struct device_attribute *attr, char *buf)
  2804. {
  2805. struct il_priv *il = dev_get_drvdata(d);
  2806. if (!il_is_alive(il))
  2807. return -EAGAIN;
  2808. return sprintf(buf, "0x%08x\n", (int)il->status);
  2809. }
  2810. static DEVICE_ATTR(status, S_IRUGO, il3945_show_status, NULL);
  2811. static ssize_t
  2812. il3945_dump_error_log(struct device *d, struct device_attribute *attr,
  2813. const char *buf, size_t count)
  2814. {
  2815. struct il_priv *il = dev_get_drvdata(d);
  2816. char *p = (char *)buf;
  2817. if (p[0] == '1')
  2818. il3945_dump_nic_error_log(il);
  2819. return strnlen(buf, count);
  2820. }
  2821. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, il3945_dump_error_log);
  2822. /*****************************************************************************
  2823. *
  2824. * driver setup and tear down
  2825. *
  2826. *****************************************************************************/
  2827. static void
  2828. il3945_setup_deferred_work(struct il_priv *il)
  2829. {
  2830. il->workqueue = create_singlethread_workqueue(DRV_NAME);
  2831. init_waitqueue_head(&il->wait_command_queue);
  2832. INIT_WORK(&il->restart, il3945_bg_restart);
  2833. INIT_WORK(&il->rx_replenish, il3945_bg_rx_replenish);
  2834. INIT_DELAYED_WORK(&il->init_alive_start, il3945_bg_init_alive_start);
  2835. INIT_DELAYED_WORK(&il->alive_start, il3945_bg_alive_start);
  2836. INIT_DELAYED_WORK(&il->_3945.rfkill_poll, il3945_rfkill_poll);
  2837. il_setup_scan_deferred_work(il);
  2838. il3945_hw_setup_deferred_work(il);
  2839. init_timer(&il->watchdog);
  2840. il->watchdog.data = (unsigned long)il;
  2841. il->watchdog.function = il_bg_watchdog;
  2842. tasklet_init(&il->irq_tasklet,
  2843. (void (*)(unsigned long))il3945_irq_tasklet,
  2844. (unsigned long)il);
  2845. }
  2846. static void
  2847. il3945_cancel_deferred_work(struct il_priv *il)
  2848. {
  2849. il3945_hw_cancel_deferred_work(il);
  2850. cancel_delayed_work_sync(&il->init_alive_start);
  2851. cancel_delayed_work(&il->alive_start);
  2852. il_cancel_scan_deferred_work(il);
  2853. }
  2854. static struct attribute *il3945_sysfs_entries[] = {
  2855. &dev_attr_antenna.attr,
  2856. &dev_attr_channels.attr,
  2857. &dev_attr_dump_errors.attr,
  2858. &dev_attr_flags.attr,
  2859. &dev_attr_filter_flags.attr,
  2860. &dev_attr_measurement.attr,
  2861. &dev_attr_retry_rate.attr,
  2862. &dev_attr_status.attr,
  2863. &dev_attr_temperature.attr,
  2864. &dev_attr_tx_power.attr,
  2865. #ifdef CONFIG_IWLEGACY_DEBUG
  2866. &dev_attr_debug_level.attr,
  2867. #endif
  2868. NULL
  2869. };
  2870. static struct attribute_group il3945_attribute_group = {
  2871. .name = NULL, /* put in device directory */
  2872. .attrs = il3945_sysfs_entries,
  2873. };
  2874. struct ieee80211_ops il3945_mac_ops = {
  2875. .tx = il3945_mac_tx,
  2876. .start = il3945_mac_start,
  2877. .stop = il3945_mac_stop,
  2878. .add_interface = il_mac_add_interface,
  2879. .remove_interface = il_mac_remove_interface,
  2880. .change_interface = il_mac_change_interface,
  2881. .config = il_mac_config,
  2882. .configure_filter = il3945_configure_filter,
  2883. .set_key = il3945_mac_set_key,
  2884. .conf_tx = il_mac_conf_tx,
  2885. .reset_tsf = il_mac_reset_tsf,
  2886. .bss_info_changed = il_mac_bss_info_changed,
  2887. .hw_scan = il_mac_hw_scan,
  2888. .sta_add = il3945_mac_sta_add,
  2889. .sta_remove = il_mac_sta_remove,
  2890. .tx_last_beacon = il_mac_tx_last_beacon,
  2891. };
  2892. static int
  2893. il3945_init_drv(struct il_priv *il)
  2894. {
  2895. int ret;
  2896. struct il3945_eeprom *eeprom = (struct il3945_eeprom *)il->eeprom;
  2897. il->retry_rate = 1;
  2898. il->beacon_skb = NULL;
  2899. spin_lock_init(&il->sta_lock);
  2900. spin_lock_init(&il->hcmd_lock);
  2901. INIT_LIST_HEAD(&il->free_frames);
  2902. mutex_init(&il->mutex);
  2903. il->ieee_channels = NULL;
  2904. il->ieee_rates = NULL;
  2905. il->band = IEEE80211_BAND_2GHZ;
  2906. il->iw_mode = NL80211_IFTYPE_STATION;
  2907. il->missed_beacon_threshold = IL_MISSED_BEACON_THRESHOLD_DEF;
  2908. /* initialize force reset */
  2909. il->force_reset.reset_duration = IL_DELAY_NEXT_FORCE_FW_RELOAD;
  2910. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  2911. IL_WARN("Unsupported EEPROM version: 0x%04X\n",
  2912. eeprom->version);
  2913. ret = -EINVAL;
  2914. goto err;
  2915. }
  2916. ret = il_init_channel_map(il);
  2917. if (ret) {
  2918. IL_ERR("initializing regulatory failed: %d\n", ret);
  2919. goto err;
  2920. }
  2921. /* Set up txpower settings in driver for all channels */
  2922. if (il3945_txpower_set_from_eeprom(il)) {
  2923. ret = -EIO;
  2924. goto err_free_channel_map;
  2925. }
  2926. ret = il_init_geos(il);
  2927. if (ret) {
  2928. IL_ERR("initializing geos failed: %d\n", ret);
  2929. goto err_free_channel_map;
  2930. }
  2931. il3945_init_hw_rates(il, il->ieee_rates);
  2932. return 0;
  2933. err_free_channel_map:
  2934. il_free_channel_map(il);
  2935. err:
  2936. return ret;
  2937. }
  2938. #define IL3945_MAX_PROBE_REQUEST 200
  2939. static int
  2940. il3945_setup_mac(struct il_priv *il)
  2941. {
  2942. int ret;
  2943. struct ieee80211_hw *hw = il->hw;
  2944. hw->rate_control_algorithm = "iwl-3945-rs";
  2945. hw->sta_data_size = sizeof(struct il3945_sta_priv);
  2946. hw->vif_data_size = sizeof(struct il_vif_priv);
  2947. /* Tell mac80211 our characteristics */
  2948. hw->flags = IEEE80211_HW_SIGNAL_DBM | IEEE80211_HW_SPECTRUM_MGMT;
  2949. hw->wiphy->interface_modes =
  2950. BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_ADHOC);
  2951. hw->wiphy->flags |=
  2952. WIPHY_FLAG_CUSTOM_REGULATORY | WIPHY_FLAG_DISABLE_BEACON_HINTS |
  2953. WIPHY_FLAG_IBSS_RSN;
  2954. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  2955. /* we create the 802.11 header and a zero-length SSID element */
  2956. hw->wiphy->max_scan_ie_len = IL3945_MAX_PROBE_REQUEST - 24 - 2;
  2957. /* Default value; 4 EDCA QOS priorities */
  2958. hw->queues = 4;
  2959. if (il->bands[IEEE80211_BAND_2GHZ].n_channels)
  2960. il->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2961. &il->bands[IEEE80211_BAND_2GHZ];
  2962. if (il->bands[IEEE80211_BAND_5GHZ].n_channels)
  2963. il->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2964. &il->bands[IEEE80211_BAND_5GHZ];
  2965. il_leds_init(il);
  2966. ret = ieee80211_register_hw(il->hw);
  2967. if (ret) {
  2968. IL_ERR("Failed to register hw (error %d)\n", ret);
  2969. return ret;
  2970. }
  2971. il->mac80211_registered = 1;
  2972. return 0;
  2973. }
  2974. static int
  2975. il3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2976. {
  2977. int err = 0;
  2978. struct il_priv *il;
  2979. struct ieee80211_hw *hw;
  2980. struct il_cfg *cfg = (struct il_cfg *)(ent->driver_data);
  2981. struct il3945_eeprom *eeprom;
  2982. unsigned long flags;
  2983. /***********************
  2984. * 1. Allocating HW data
  2985. * ********************/
  2986. hw = ieee80211_alloc_hw(sizeof(struct il_priv), &il3945_mac_ops);
  2987. if (!hw) {
  2988. err = -ENOMEM;
  2989. goto out;
  2990. }
  2991. il = hw->priv;
  2992. il->hw = hw;
  2993. SET_IEEE80211_DEV(hw, &pdev->dev);
  2994. il->cmd_queue = IL39_CMD_QUEUE_NUM;
  2995. /*
  2996. * Disabling hardware scan means that mac80211 will perform scans
  2997. * "the hard way", rather than using device's scan.
  2998. */
  2999. if (il3945_mod_params.disable_hw_scan) {
  3000. D_INFO("Disabling hw_scan\n");
  3001. il3945_mac_ops.hw_scan = NULL;
  3002. }
  3003. D_INFO("*** LOAD DRIVER ***\n");
  3004. il->cfg = cfg;
  3005. il->ops = &il3945_ops;
  3006. #ifdef CONFIG_IWLEGACY_DEBUGFS
  3007. il->debugfs_ops = &il3945_debugfs_ops;
  3008. #endif
  3009. il->pci_dev = pdev;
  3010. il->inta_mask = CSR_INI_SET_MASK;
  3011. /***************************
  3012. * 2. Initializing PCI bus
  3013. * *************************/
  3014. pci_disable_link_state(pdev,
  3015. PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
  3016. PCIE_LINK_STATE_CLKPM);
  3017. if (pci_enable_device(pdev)) {
  3018. err = -ENODEV;
  3019. goto out_ieee80211_free_hw;
  3020. }
  3021. pci_set_master(pdev);
  3022. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3023. if (!err)
  3024. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3025. if (err) {
  3026. IL_WARN("No suitable DMA available.\n");
  3027. goto out_pci_disable_device;
  3028. }
  3029. pci_set_drvdata(pdev, il);
  3030. err = pci_request_regions(pdev, DRV_NAME);
  3031. if (err)
  3032. goto out_pci_disable_device;
  3033. /***********************
  3034. * 3. Read REV Register
  3035. * ********************/
  3036. il->hw_base = pci_ioremap_bar(pdev, 0);
  3037. if (!il->hw_base) {
  3038. err = -ENODEV;
  3039. goto out_pci_release_regions;
  3040. }
  3041. D_INFO("pci_resource_len = 0x%08llx\n",
  3042. (unsigned long long)pci_resource_len(pdev, 0));
  3043. D_INFO("pci_resource_base = %p\n", il->hw_base);
  3044. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3045. * PCI Tx retries from interfering with C3 CPU state */
  3046. pci_write_config_byte(pdev, 0x41, 0x00);
  3047. /* these spin locks will be used in apm_init and EEPROM access
  3048. * we should init now
  3049. */
  3050. spin_lock_init(&il->reg_lock);
  3051. spin_lock_init(&il->lock);
  3052. /*
  3053. * stop and reset the on-board processor just in case it is in a
  3054. * strange state ... like being left stranded by a primary kernel
  3055. * and this is now the kdump kernel trying to start up
  3056. */
  3057. _il_wr(il, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3058. /***********************
  3059. * 4. Read EEPROM
  3060. * ********************/
  3061. /* Read the EEPROM */
  3062. err = il_eeprom_init(il);
  3063. if (err) {
  3064. IL_ERR("Unable to init EEPROM\n");
  3065. goto out_iounmap;
  3066. }
  3067. /* MAC Address location in EEPROM same for 3945/4965 */
  3068. eeprom = (struct il3945_eeprom *)il->eeprom;
  3069. D_INFO("MAC address: %pM\n", eeprom->mac_address);
  3070. SET_IEEE80211_PERM_ADDR(il->hw, eeprom->mac_address);
  3071. /***********************
  3072. * 5. Setup HW Constants
  3073. * ********************/
  3074. /* Device-specific setup */
  3075. if (il3945_hw_set_hw_params(il)) {
  3076. IL_ERR("failed to set hw settings\n");
  3077. goto out_eeprom_free;
  3078. }
  3079. /***********************
  3080. * 6. Setup il
  3081. * ********************/
  3082. err = il3945_init_drv(il);
  3083. if (err) {
  3084. IL_ERR("initializing driver failed\n");
  3085. goto out_unset_hw_params;
  3086. }
  3087. IL_INFO("Detected Intel Wireless WiFi Link %s\n", il->cfg->name);
  3088. /***********************
  3089. * 7. Setup Services
  3090. * ********************/
  3091. spin_lock_irqsave(&il->lock, flags);
  3092. il_disable_interrupts(il);
  3093. spin_unlock_irqrestore(&il->lock, flags);
  3094. pci_enable_msi(il->pci_dev);
  3095. err = request_irq(il->pci_dev->irq, il_isr, IRQF_SHARED, DRV_NAME, il);
  3096. if (err) {
  3097. IL_ERR("Error allocating IRQ %d\n", il->pci_dev->irq);
  3098. goto out_disable_msi;
  3099. }
  3100. err = sysfs_create_group(&pdev->dev.kobj, &il3945_attribute_group);
  3101. if (err) {
  3102. IL_ERR("failed to create sysfs device attributes\n");
  3103. goto out_release_irq;
  3104. }
  3105. il_set_rxon_channel(il, &il->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3106. il3945_setup_deferred_work(il);
  3107. il3945_setup_handlers(il);
  3108. il_power_initialize(il);
  3109. /*********************************
  3110. * 8. Setup and Register mac80211
  3111. * *******************************/
  3112. il_enable_interrupts(il);
  3113. err = il3945_setup_mac(il);
  3114. if (err)
  3115. goto out_remove_sysfs;
  3116. err = il_dbgfs_register(il, DRV_NAME);
  3117. if (err)
  3118. IL_ERR("failed to create debugfs files. Ignoring error: %d\n",
  3119. err);
  3120. /* Start monitoring the killswitch */
  3121. queue_delayed_work(il->workqueue, &il->_3945.rfkill_poll, 2 * HZ);
  3122. return 0;
  3123. out_remove_sysfs:
  3124. destroy_workqueue(il->workqueue);
  3125. il->workqueue = NULL;
  3126. sysfs_remove_group(&pdev->dev.kobj, &il3945_attribute_group);
  3127. out_release_irq:
  3128. free_irq(il->pci_dev->irq, il);
  3129. out_disable_msi:
  3130. pci_disable_msi(il->pci_dev);
  3131. il_free_geos(il);
  3132. il_free_channel_map(il);
  3133. out_unset_hw_params:
  3134. il3945_unset_hw_params(il);
  3135. out_eeprom_free:
  3136. il_eeprom_free(il);
  3137. out_iounmap:
  3138. iounmap(il->hw_base);
  3139. out_pci_release_regions:
  3140. pci_release_regions(pdev);
  3141. out_pci_disable_device:
  3142. pci_set_drvdata(pdev, NULL);
  3143. pci_disable_device(pdev);
  3144. out_ieee80211_free_hw:
  3145. ieee80211_free_hw(il->hw);
  3146. out:
  3147. return err;
  3148. }
  3149. static void __devexit
  3150. il3945_pci_remove(struct pci_dev *pdev)
  3151. {
  3152. struct il_priv *il = pci_get_drvdata(pdev);
  3153. unsigned long flags;
  3154. if (!il)
  3155. return;
  3156. D_INFO("*** UNLOAD DRIVER ***\n");
  3157. il_dbgfs_unregister(il);
  3158. set_bit(S_EXIT_PENDING, &il->status);
  3159. il_leds_exit(il);
  3160. if (il->mac80211_registered) {
  3161. ieee80211_unregister_hw(il->hw);
  3162. il->mac80211_registered = 0;
  3163. } else {
  3164. il3945_down(il);
  3165. }
  3166. /*
  3167. * Make sure device is reset to low power before unloading driver.
  3168. * This may be redundant with il_down(), but there are paths to
  3169. * run il_down() without calling apm_ops.stop(), and there are
  3170. * paths to avoid running il_down() at all before leaving driver.
  3171. * This (inexpensive) call *makes sure* device is reset.
  3172. */
  3173. il_apm_stop(il);
  3174. /* make sure we flush any pending irq or
  3175. * tasklet for the driver
  3176. */
  3177. spin_lock_irqsave(&il->lock, flags);
  3178. il_disable_interrupts(il);
  3179. spin_unlock_irqrestore(&il->lock, flags);
  3180. il3945_synchronize_irq(il);
  3181. sysfs_remove_group(&pdev->dev.kobj, &il3945_attribute_group);
  3182. cancel_delayed_work_sync(&il->_3945.rfkill_poll);
  3183. il3945_dealloc_ucode_pci(il);
  3184. if (il->rxq.bd)
  3185. il3945_rx_queue_free(il, &il->rxq);
  3186. il3945_hw_txq_ctx_free(il);
  3187. il3945_unset_hw_params(il);
  3188. /*netif_stop_queue(dev); */
  3189. flush_workqueue(il->workqueue);
  3190. /* ieee80211_unregister_hw calls il3945_mac_stop, which flushes
  3191. * il->workqueue... so we can't take down the workqueue
  3192. * until now... */
  3193. destroy_workqueue(il->workqueue);
  3194. il->workqueue = NULL;
  3195. free_irq(pdev->irq, il);
  3196. pci_disable_msi(pdev);
  3197. iounmap(il->hw_base);
  3198. pci_release_regions(pdev);
  3199. pci_disable_device(pdev);
  3200. pci_set_drvdata(pdev, NULL);
  3201. il_free_channel_map(il);
  3202. il_free_geos(il);
  3203. kfree(il->scan_cmd);
  3204. if (il->beacon_skb)
  3205. dev_kfree_skb(il->beacon_skb);
  3206. ieee80211_free_hw(il->hw);
  3207. }
  3208. /*****************************************************************************
  3209. *
  3210. * driver and module entry point
  3211. *
  3212. *****************************************************************************/
  3213. static struct pci_driver il3945_driver = {
  3214. .name = DRV_NAME,
  3215. .id_table = il3945_hw_card_ids,
  3216. .probe = il3945_pci_probe,
  3217. .remove = __devexit_p(il3945_pci_remove),
  3218. .driver.pm = IL_LEGACY_PM_OPS,
  3219. };
  3220. static int __init
  3221. il3945_init(void)
  3222. {
  3223. int ret;
  3224. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3225. pr_info(DRV_COPYRIGHT "\n");
  3226. ret = il3945_rate_control_register();
  3227. if (ret) {
  3228. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3229. return ret;
  3230. }
  3231. ret = pci_register_driver(&il3945_driver);
  3232. if (ret) {
  3233. pr_err("Unable to initialize PCI module\n");
  3234. goto error_register;
  3235. }
  3236. return ret;
  3237. error_register:
  3238. il3945_rate_control_unregister();
  3239. return ret;
  3240. }
  3241. static void __exit
  3242. il3945_exit(void)
  3243. {
  3244. pci_unregister_driver(&il3945_driver);
  3245. il3945_rate_control_unregister();
  3246. }
  3247. MODULE_FIRMWARE(IL3945_MODULE_FIRMWARE(IL3945_UCODE_API_MAX));
  3248. module_param_named(antenna, il3945_mod_params.antenna, int, S_IRUGO);
  3249. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3250. module_param_named(swcrypto, il3945_mod_params.sw_crypto, int, S_IRUGO);
  3251. MODULE_PARM_DESC(swcrypto, "using software crypto (default 1 [software])");
  3252. module_param_named(disable_hw_scan, il3945_mod_params.disable_hw_scan, int,
  3253. S_IRUGO);
  3254. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 1)");
  3255. #ifdef CONFIG_IWLEGACY_DEBUG
  3256. module_param_named(debug, il_debug_level, uint, S_IRUGO | S_IWUSR);
  3257. MODULE_PARM_DESC(debug, "debug output mask");
  3258. #endif
  3259. module_param_named(fw_restart, il3945_mod_params.restart_fw, int, S_IRUGO);
  3260. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3261. module_exit(il3945_exit);
  3262. module_init(il3945_init);