core.h 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829
  1. /*
  2. * Copyright (c) 2010-2011 Atheros Communications Inc.
  3. * Copyright (c) 2011-2012 Qualcomm Atheros, Inc.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for any
  6. * purpose with or without fee is hereby granted, provided that the above
  7. * copyright notice and this permission notice appear in all copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  10. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  12. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  13. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  14. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  15. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  16. */
  17. #ifndef CORE_H
  18. #define CORE_H
  19. #include <linux/etherdevice.h>
  20. #include <linux/rtnetlink.h>
  21. #include <linux/firmware.h>
  22. #include <linux/sched.h>
  23. #include <linux/circ_buf.h>
  24. #include <net/cfg80211.h>
  25. #include "htc.h"
  26. #include "wmi.h"
  27. #include "bmi.h"
  28. #include "target.h"
  29. #define MAX_ATH6KL 1
  30. #define ATH6KL_MAX_RX_BUFFERS 16
  31. #define ATH6KL_BUFFER_SIZE 1664
  32. #define ATH6KL_MAX_AMSDU_RX_BUFFERS 4
  33. #define ATH6KL_AMSDU_REFILL_THRESHOLD 3
  34. #define ATH6KL_AMSDU_BUFFER_SIZE (WMI_MAX_AMSDU_RX_DATA_FRAME_LENGTH + 128)
  35. #define MAX_MSDU_SUBFRAME_PAYLOAD_LEN 1508
  36. #define MIN_MSDU_SUBFRAME_PAYLOAD_LEN 46
  37. #define USER_SAVEDKEYS_STAT_INIT 0
  38. #define USER_SAVEDKEYS_STAT_RUN 1
  39. #define ATH6KL_TX_TIMEOUT 10
  40. #define ATH6KL_MAX_ENDPOINTS 4
  41. #define MAX_NODE_NUM 15
  42. #define ATH6KL_APSD_ALL_FRAME 0xFFFF
  43. #define ATH6KL_APSD_NUM_OF_AC 0x4
  44. #define ATH6KL_APSD_FRAME_MASK 0xF
  45. /* Extra bytes for htc header alignment */
  46. #define ATH6KL_HTC_ALIGN_BYTES 3
  47. /* MAX_HI_COOKIE_NUM are reserved for high priority traffic */
  48. #define MAX_DEF_COOKIE_NUM 180
  49. #define MAX_HI_COOKIE_NUM 18 /* 10% of MAX_COOKIE_NUM */
  50. #define MAX_COOKIE_NUM (MAX_DEF_COOKIE_NUM + MAX_HI_COOKIE_NUM)
  51. #define MAX_DEFAULT_SEND_QUEUE_DEPTH (MAX_DEF_COOKIE_NUM / WMM_NUM_AC)
  52. #define DISCON_TIMER_INTVAL 10000 /* in msec */
  53. /* Channel dwell time in fg scan */
  54. #define ATH6KL_FG_SCAN_INTERVAL 50 /* in ms */
  55. /* includes also the null byte */
  56. #define ATH6KL_FIRMWARE_MAGIC "QCA-ATH6KL"
  57. enum ath6kl_fw_ie_type {
  58. ATH6KL_FW_IE_FW_VERSION = 0,
  59. ATH6KL_FW_IE_TIMESTAMP = 1,
  60. ATH6KL_FW_IE_OTP_IMAGE = 2,
  61. ATH6KL_FW_IE_FW_IMAGE = 3,
  62. ATH6KL_FW_IE_PATCH_IMAGE = 4,
  63. ATH6KL_FW_IE_RESERVED_RAM_SIZE = 5,
  64. ATH6KL_FW_IE_CAPABILITIES = 6,
  65. ATH6KL_FW_IE_PATCH_ADDR = 7,
  66. ATH6KL_FW_IE_BOARD_ADDR = 8,
  67. ATH6KL_FW_IE_VIF_MAX = 9,
  68. };
  69. enum ath6kl_fw_capability {
  70. ATH6KL_FW_CAPABILITY_HOST_P2P = 0,
  71. ATH6KL_FW_CAPABILITY_SCHED_SCAN = 1,
  72. /*
  73. * Firmware is capable of supporting P2P mgmt operations on a
  74. * station interface. After group formation, the station
  75. * interface will become a P2P client/GO interface as the case may be
  76. */
  77. ATH6KL_FW_CAPABILITY_STA_P2PDEV_DUPLEX,
  78. /* this needs to be last */
  79. ATH6KL_FW_CAPABILITY_MAX,
  80. };
  81. #define ATH6KL_CAPABILITY_LEN (ALIGN(ATH6KL_FW_CAPABILITY_MAX, 32) / 32)
  82. struct ath6kl_fw_ie {
  83. __le32 id;
  84. __le32 len;
  85. u8 data[0];
  86. };
  87. #define ATH6KL_FW_API2_FILE "fw-2.bin"
  88. #define ATH6KL_FW_API3_FILE "fw-3.bin"
  89. /* AR6003 1.0 definitions */
  90. #define AR6003_HW_1_0_VERSION 0x300002ba
  91. /* AR6003 2.0 definitions */
  92. #define AR6003_HW_2_0_VERSION 0x30000384
  93. #define AR6003_HW_2_0_PATCH_DOWNLOAD_ADDRESS 0x57e910
  94. #define AR6003_HW_2_0_FW_DIR "ath6k/AR6003/hw2.0"
  95. #define AR6003_HW_2_0_OTP_FILE "otp.bin.z77"
  96. #define AR6003_HW_2_0_FIRMWARE_FILE "athwlan.bin.z77"
  97. #define AR6003_HW_2_0_TCMD_FIRMWARE_FILE "athtcmd_ram.bin"
  98. #define AR6003_HW_2_0_PATCH_FILE "data.patch.bin"
  99. #define AR6003_HW_2_0_BOARD_DATA_FILE "ath6k/AR6003/hw2.0/bdata.bin"
  100. #define AR6003_HW_2_0_DEFAULT_BOARD_DATA_FILE \
  101. "ath6k/AR6003/hw2.0/bdata.SD31.bin"
  102. /* AR6003 3.0 definitions */
  103. #define AR6003_HW_2_1_1_VERSION 0x30000582
  104. #define AR6003_HW_2_1_1_FW_DIR "ath6k/AR6003/hw2.1.1"
  105. #define AR6003_HW_2_1_1_OTP_FILE "otp.bin"
  106. #define AR6003_HW_2_1_1_FIRMWARE_FILE "athwlan.bin"
  107. #define AR6003_HW_2_1_1_TCMD_FIRMWARE_FILE "athtcmd_ram.bin"
  108. #define AR6003_HW_2_1_1_UTF_FIRMWARE_FILE "utf.bin"
  109. #define AR6003_HW_2_1_1_TESTSCRIPT_FILE "nullTestFlow.bin"
  110. #define AR6003_HW_2_1_1_PATCH_FILE "data.patch.bin"
  111. #define AR6003_HW_2_1_1_BOARD_DATA_FILE "ath6k/AR6003/hw2.1.1/bdata.bin"
  112. #define AR6003_HW_2_1_1_DEFAULT_BOARD_DATA_FILE \
  113. "ath6k/AR6003/hw2.1.1/bdata.SD31.bin"
  114. /* AR6004 1.0 definitions */
  115. #define AR6004_HW_1_0_VERSION 0x30000623
  116. #define AR6004_HW_1_0_FW_DIR "ath6k/AR6004/hw1.0"
  117. #define AR6004_HW_1_0_FIRMWARE_FILE "fw.ram.bin"
  118. #define AR6004_HW_1_0_BOARD_DATA_FILE "ath6k/AR6004/hw1.0/bdata.bin"
  119. #define AR6004_HW_1_0_DEFAULT_BOARD_DATA_FILE \
  120. "ath6k/AR6004/hw1.0/bdata.DB132.bin"
  121. /* AR6004 1.1 definitions */
  122. #define AR6004_HW_1_1_VERSION 0x30000001
  123. #define AR6004_HW_1_1_FW_DIR "ath6k/AR6004/hw1.1"
  124. #define AR6004_HW_1_1_FIRMWARE_FILE "fw.ram.bin"
  125. #define AR6004_HW_1_1_BOARD_DATA_FILE "ath6k/AR6004/hw1.1/bdata.bin"
  126. #define AR6004_HW_1_1_DEFAULT_BOARD_DATA_FILE \
  127. "ath6k/AR6004/hw1.1/bdata.DB132.bin"
  128. /* Per STA data, used in AP mode */
  129. #define STA_PS_AWAKE BIT(0)
  130. #define STA_PS_SLEEP BIT(1)
  131. #define STA_PS_POLLED BIT(2)
  132. #define STA_PS_APSD_TRIGGER BIT(3)
  133. #define STA_PS_APSD_EOSP BIT(4)
  134. /* HTC TX packet tagging definitions */
  135. #define ATH6KL_CONTROL_PKT_TAG HTC_TX_PACKET_TAG_USER_DEFINED
  136. #define ATH6KL_DATA_PKT_TAG (ATH6KL_CONTROL_PKT_TAG + 1)
  137. #define AR6003_CUST_DATA_SIZE 16
  138. #define AGGR_WIN_IDX(x, y) ((x) % (y))
  139. #define AGGR_INCR_IDX(x, y) AGGR_WIN_IDX(((x) + 1), (y))
  140. #define AGGR_DCRM_IDX(x, y) AGGR_WIN_IDX(((x) - 1), (y))
  141. #define ATH6KL_MAX_SEQ_NO 0xFFF
  142. #define ATH6KL_NEXT_SEQ_NO(x) (((x) + 1) & ATH6KL_MAX_SEQ_NO)
  143. #define NUM_OF_TIDS 8
  144. #define AGGR_SZ_DEFAULT 8
  145. #define AGGR_WIN_SZ_MIN 2
  146. #define AGGR_WIN_SZ_MAX 8
  147. #define TID_WINDOW_SZ(_x) ((_x) << 1)
  148. #define AGGR_NUM_OF_FREE_NETBUFS 16
  149. #define AGGR_RX_TIMEOUT 400 /* in ms */
  150. #define WMI_TIMEOUT (2 * HZ)
  151. #define MBOX_YIELD_LIMIT 99
  152. #define ATH6KL_DEFAULT_LISTEN_INTVAL 100 /* in TUs */
  153. #define ATH6KL_DEFAULT_BMISS_TIME 1500
  154. #define ATH6KL_MAX_WOW_LISTEN_INTL 300 /* in TUs */
  155. #define ATH6KL_MAX_BMISS_TIME 5000
  156. /* configuration lags */
  157. /*
  158. * ATH6KL_CONF_IGNORE_ERP_BARKER: Ignore the barker premable in
  159. * ERP IE of beacon to determine the short premable support when
  160. * sending (Re)Assoc req.
  161. * ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN: Don't send the power
  162. * module state transition failure events which happen during
  163. * scan, to the host.
  164. */
  165. #define ATH6KL_CONF_IGNORE_ERP_BARKER BIT(0)
  166. #define ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN BIT(1)
  167. #define ATH6KL_CONF_ENABLE_11N BIT(2)
  168. #define ATH6KL_CONF_ENABLE_TX_BURST BIT(3)
  169. #define ATH6KL_CONF_UART_DEBUG BIT(4)
  170. enum wlan_low_pwr_state {
  171. WLAN_POWER_STATE_ON,
  172. WLAN_POWER_STATE_CUT_PWR,
  173. WLAN_POWER_STATE_DEEP_SLEEP,
  174. WLAN_POWER_STATE_WOW
  175. };
  176. enum sme_state {
  177. SME_DISCONNECTED,
  178. SME_CONNECTING,
  179. SME_CONNECTED
  180. };
  181. struct skb_hold_q {
  182. struct sk_buff *skb;
  183. bool is_amsdu;
  184. u16 seq_no;
  185. };
  186. struct rxtid {
  187. bool aggr;
  188. bool progress;
  189. bool timer_mon;
  190. u16 win_sz;
  191. u16 seq_next;
  192. u32 hold_q_sz;
  193. struct skb_hold_q *hold_q;
  194. struct sk_buff_head q;
  195. /*
  196. * FIXME: No clue what this should protect. Apparently it should
  197. * protect some of the fields above but they are also accessed
  198. * without taking the lock.
  199. */
  200. spinlock_t lock;
  201. };
  202. struct rxtid_stats {
  203. u32 num_into_aggr;
  204. u32 num_dups;
  205. u32 num_oow;
  206. u32 num_mpdu;
  207. u32 num_amsdu;
  208. u32 num_delivered;
  209. u32 num_timeouts;
  210. u32 num_hole;
  211. u32 num_bar;
  212. };
  213. struct aggr_info_conn {
  214. u8 aggr_sz;
  215. u8 timer_scheduled;
  216. struct timer_list timer;
  217. struct net_device *dev;
  218. struct rxtid rx_tid[NUM_OF_TIDS];
  219. struct rxtid_stats stat[NUM_OF_TIDS];
  220. struct aggr_info *aggr_info;
  221. };
  222. struct aggr_info {
  223. struct aggr_info_conn *aggr_conn;
  224. struct sk_buff_head rx_amsdu_freeq;
  225. };
  226. struct ath6kl_wep_key {
  227. u8 key_index;
  228. u8 key_len;
  229. u8 key[64];
  230. };
  231. #define ATH6KL_KEY_SEQ_LEN 8
  232. struct ath6kl_key {
  233. u8 key[WLAN_MAX_KEY_LEN];
  234. u8 key_len;
  235. u8 seq[ATH6KL_KEY_SEQ_LEN];
  236. u8 seq_len;
  237. u32 cipher;
  238. };
  239. struct ath6kl_node_mapping {
  240. u8 mac_addr[ETH_ALEN];
  241. u8 ep_id;
  242. u8 tx_pend;
  243. };
  244. struct ath6kl_cookie {
  245. struct sk_buff *skb;
  246. u32 map_no;
  247. struct htc_packet htc_pkt;
  248. struct ath6kl_cookie *arc_list_next;
  249. };
  250. struct ath6kl_mgmt_buff {
  251. struct list_head list;
  252. u32 freq;
  253. u32 wait;
  254. u32 id;
  255. bool no_cck;
  256. size_t len;
  257. u8 buf[0];
  258. };
  259. struct ath6kl_sta {
  260. u16 sta_flags;
  261. u8 mac[ETH_ALEN];
  262. u8 aid;
  263. u8 keymgmt;
  264. u8 ucipher;
  265. u8 auth;
  266. u8 wpa_ie[ATH6KL_MAX_IE];
  267. struct sk_buff_head psq;
  268. /* protects psq, mgmt_psq, apsdq, and mgmt_psq_len fields */
  269. spinlock_t psq_lock;
  270. struct list_head mgmt_psq;
  271. size_t mgmt_psq_len;
  272. u8 apsd_info;
  273. struct sk_buff_head apsdq;
  274. struct aggr_info_conn *aggr_conn;
  275. };
  276. struct ath6kl_version {
  277. u32 target_ver;
  278. u32 wlan_ver;
  279. u32 abi_ver;
  280. };
  281. struct ath6kl_bmi {
  282. u32 cmd_credits;
  283. bool done_sent;
  284. u8 *cmd_buf;
  285. u32 max_data_size;
  286. u32 max_cmd_size;
  287. };
  288. struct target_stats {
  289. u64 tx_pkt;
  290. u64 tx_byte;
  291. u64 tx_ucast_pkt;
  292. u64 tx_ucast_byte;
  293. u64 tx_mcast_pkt;
  294. u64 tx_mcast_byte;
  295. u64 tx_bcast_pkt;
  296. u64 tx_bcast_byte;
  297. u64 tx_rts_success_cnt;
  298. u64 tx_pkt_per_ac[4];
  299. u64 tx_err;
  300. u64 tx_fail_cnt;
  301. u64 tx_retry_cnt;
  302. u64 tx_mult_retry_cnt;
  303. u64 tx_rts_fail_cnt;
  304. u64 rx_pkt;
  305. u64 rx_byte;
  306. u64 rx_ucast_pkt;
  307. u64 rx_ucast_byte;
  308. u64 rx_mcast_pkt;
  309. u64 rx_mcast_byte;
  310. u64 rx_bcast_pkt;
  311. u64 rx_bcast_byte;
  312. u64 rx_frgment_pkt;
  313. u64 rx_err;
  314. u64 rx_crc_err;
  315. u64 rx_key_cache_miss;
  316. u64 rx_decrypt_err;
  317. u64 rx_dupl_frame;
  318. u64 tkip_local_mic_fail;
  319. u64 tkip_cnter_measures_invoked;
  320. u64 tkip_replays;
  321. u64 tkip_fmt_err;
  322. u64 ccmp_fmt_err;
  323. u64 ccmp_replays;
  324. u64 pwr_save_fail_cnt;
  325. u64 cs_bmiss_cnt;
  326. u64 cs_low_rssi_cnt;
  327. u64 cs_connect_cnt;
  328. u64 cs_discon_cnt;
  329. s32 tx_ucast_rate;
  330. s32 rx_ucast_rate;
  331. u32 lq_val;
  332. u32 wow_pkt_dropped;
  333. u16 wow_evt_discarded;
  334. s16 noise_floor_calib;
  335. s16 cs_rssi;
  336. s16 cs_ave_beacon_rssi;
  337. u8 cs_ave_beacon_snr;
  338. u8 cs_last_roam_msec;
  339. u8 cs_snr;
  340. u8 wow_host_pkt_wakeups;
  341. u8 wow_host_evt_wakeups;
  342. u32 arp_received;
  343. u32 arp_matched;
  344. u32 arp_replied;
  345. };
  346. struct ath6kl_mbox_info {
  347. u32 htc_addr;
  348. u32 htc_ext_addr;
  349. u32 htc_ext_sz;
  350. u32 block_size;
  351. u32 gmbox_addr;
  352. u32 gmbox_sz;
  353. };
  354. /*
  355. * 802.11i defines an extended IV for use with non-WEP ciphers.
  356. * When the EXTIV bit is set in the key id byte an additional
  357. * 4 bytes immediately follow the IV for TKIP. For CCMP the
  358. * EXTIV bit is likewise set but the 8 bytes represent the
  359. * CCMP header rather than IV+extended-IV.
  360. */
  361. #define ATH6KL_KEYBUF_SIZE 16
  362. #define ATH6KL_MICBUF_SIZE (8+8) /* space for both tx and rx */
  363. #define ATH6KL_KEY_XMIT 0x01
  364. #define ATH6KL_KEY_RECV 0x02
  365. #define ATH6KL_KEY_DEFAULT 0x80 /* default xmit key */
  366. /* Initial group key for AP mode */
  367. struct ath6kl_req_key {
  368. bool valid;
  369. u8 key_index;
  370. int key_type;
  371. u8 key[WLAN_MAX_KEY_LEN];
  372. u8 key_len;
  373. };
  374. enum ath6kl_hif_type {
  375. ATH6KL_HIF_TYPE_SDIO,
  376. ATH6KL_HIF_TYPE_USB,
  377. };
  378. /* Max number of filters that hw supports */
  379. #define ATH6K_MAX_MC_FILTERS_PER_LIST 7
  380. struct ath6kl_mc_filter {
  381. struct list_head list;
  382. char hw_addr[ATH6KL_MCAST_FILTER_MAC_ADDR_SIZE];
  383. };
  384. /*
  385. * Driver's maximum limit, note that some firmwares support only one vif
  386. * and the runtime (current) limit must be checked from ar->vif_max.
  387. */
  388. #define ATH6KL_VIF_MAX 3
  389. /* vif flags info */
  390. enum ath6kl_vif_state {
  391. CONNECTED,
  392. CONNECT_PEND,
  393. WMM_ENABLED,
  394. NETQ_STOPPED,
  395. DTIM_EXPIRED,
  396. NETDEV_REGISTERED,
  397. CLEAR_BSSFILTER_ON_BEACON,
  398. DTIM_PERIOD_AVAIL,
  399. WLAN_ENABLED,
  400. STATS_UPDATE_PEND,
  401. HOST_SLEEP_MODE_CMD_PROCESSED,
  402. };
  403. struct ath6kl_vif {
  404. struct list_head list;
  405. struct wireless_dev wdev;
  406. struct net_device *ndev;
  407. struct ath6kl *ar;
  408. /* Lock to protect vif specific net_stats and flags */
  409. spinlock_t if_lock;
  410. u8 fw_vif_idx;
  411. unsigned long flags;
  412. int ssid_len;
  413. u8 ssid[IEEE80211_MAX_SSID_LEN];
  414. u8 dot11_auth_mode;
  415. u8 auth_mode;
  416. u8 prwise_crypto;
  417. u8 prwise_crypto_len;
  418. u8 grp_crypto;
  419. u8 grp_crypto_len;
  420. u8 def_txkey_index;
  421. u8 next_mode;
  422. u8 nw_type;
  423. u8 bssid[ETH_ALEN];
  424. u8 req_bssid[ETH_ALEN];
  425. u16 ch_hint;
  426. u16 bss_ch;
  427. struct ath6kl_wep_key wep_key_list[WMI_MAX_KEY_INDEX + 1];
  428. struct ath6kl_key keys[WMI_MAX_KEY_INDEX + 1];
  429. struct aggr_info *aggr_cntxt;
  430. struct timer_list disconnect_timer;
  431. struct timer_list sched_scan_timer;
  432. struct cfg80211_scan_request *scan_req;
  433. enum sme_state sme_state;
  434. int reconnect_flag;
  435. u32 last_roc_id;
  436. u32 last_cancel_roc_id;
  437. u32 send_action_id;
  438. bool probe_req_report;
  439. u16 next_chan;
  440. u16 assoc_bss_beacon_int;
  441. u16 listen_intvl_t;
  442. u16 bmiss_time_t;
  443. u8 assoc_bss_dtim_period;
  444. struct net_device_stats net_stats;
  445. struct target_stats target_stats;
  446. struct list_head mc_filter;
  447. };
  448. #define WOW_LIST_ID 0
  449. #define WOW_HOST_REQ_DELAY 500 /* ms */
  450. #define ATH6KL_SCHED_SCAN_RESULT_DELAY 5000 /* ms */
  451. /* Flag info */
  452. enum ath6kl_dev_state {
  453. WMI_ENABLED,
  454. WMI_READY,
  455. WMI_CTRL_EP_FULL,
  456. TESTMODE,
  457. DESTROY_IN_PROGRESS,
  458. SKIP_SCAN,
  459. ROAM_TBL_PEND,
  460. FIRST_BOOT,
  461. };
  462. enum ath6kl_state {
  463. ATH6KL_STATE_OFF,
  464. ATH6KL_STATE_ON,
  465. ATH6KL_STATE_SUSPENDING,
  466. ATH6KL_STATE_RESUMING,
  467. ATH6KL_STATE_DEEPSLEEP,
  468. ATH6KL_STATE_CUTPOWER,
  469. ATH6KL_STATE_WOW,
  470. ATH6KL_STATE_SCHED_SCAN,
  471. };
  472. struct ath6kl {
  473. struct device *dev;
  474. struct wiphy *wiphy;
  475. enum ath6kl_state state;
  476. unsigned int testmode;
  477. struct ath6kl_bmi bmi;
  478. const struct ath6kl_hif_ops *hif_ops;
  479. struct wmi *wmi;
  480. int tx_pending[ENDPOINT_MAX];
  481. int total_tx_data_pend;
  482. struct htc_target *htc_target;
  483. enum ath6kl_hif_type hif_type;
  484. void *hif_priv;
  485. struct list_head vif_list;
  486. /* Lock to avoid race in vif_list entries among add/del/traverse */
  487. spinlock_t list_lock;
  488. u8 num_vif;
  489. unsigned int vif_max;
  490. u8 max_norm_iface;
  491. u8 avail_idx_map;
  492. /*
  493. * Protects at least amsdu_rx_buffer_queue, ath6kl_alloc_cookie()
  494. * calls, tx_pending and total_tx_data_pend.
  495. */
  496. spinlock_t lock;
  497. struct semaphore sem;
  498. u8 lrssi_roam_threshold;
  499. struct ath6kl_version version;
  500. u32 target_type;
  501. u8 tx_pwr;
  502. struct ath6kl_node_mapping node_map[MAX_NODE_NUM];
  503. u8 ibss_ps_enable;
  504. bool ibss_if_active;
  505. u8 node_num;
  506. u8 next_ep_id;
  507. struct ath6kl_cookie *cookie_list;
  508. u32 cookie_count;
  509. enum htc_endpoint_id ac2ep_map[WMM_NUM_AC];
  510. bool ac_stream_active[WMM_NUM_AC];
  511. u8 ac_stream_pri_map[WMM_NUM_AC];
  512. u8 hiac_stream_active_pri;
  513. u8 ep2ac_map[ENDPOINT_MAX];
  514. enum htc_endpoint_id ctrl_ep;
  515. struct ath6kl_htc_credit_info credit_state_info;
  516. u32 connect_ctrl_flags;
  517. u32 user_key_ctrl;
  518. u8 usr_bss_filter;
  519. struct ath6kl_sta sta_list[AP_MAX_NUM_STA];
  520. u8 sta_list_index;
  521. struct ath6kl_req_key ap_mode_bkey;
  522. struct sk_buff_head mcastpsq;
  523. /*
  524. * FIXME: protects access to mcastpsq but is actually useless as
  525. * all skbe_queue_*() functions provide serialisation themselves
  526. */
  527. spinlock_t mcastpsq_lock;
  528. u8 intra_bss;
  529. struct wmi_ap_mode_stat ap_stats;
  530. u8 ap_country_code[3];
  531. struct list_head amsdu_rx_buffer_queue;
  532. u8 rx_meta_ver;
  533. enum wlan_low_pwr_state wlan_pwr_state;
  534. u8 mac_addr[ETH_ALEN];
  535. #define AR_MCAST_FILTER_MAC_ADDR_SIZE 4
  536. struct {
  537. void *rx_report;
  538. size_t rx_report_len;
  539. } tm;
  540. struct ath6kl_hw {
  541. u32 id;
  542. const char *name;
  543. u32 dataset_patch_addr;
  544. u32 app_load_addr;
  545. u32 app_start_override_addr;
  546. u32 board_ext_data_addr;
  547. u32 reserved_ram_size;
  548. u32 board_addr;
  549. u32 refclk_hz;
  550. u32 uarttx_pin;
  551. u32 testscript_addr;
  552. struct ath6kl_hw_fw {
  553. const char *dir;
  554. const char *otp;
  555. const char *fw;
  556. const char *tcmd;
  557. const char *patch;
  558. const char *utf;
  559. const char *testscript;
  560. } fw;
  561. const char *fw_board;
  562. const char *fw_default_board;
  563. } hw;
  564. u16 conf_flags;
  565. u16 suspend_mode;
  566. u16 wow_suspend_mode;
  567. wait_queue_head_t event_wq;
  568. struct ath6kl_mbox_info mbox_info;
  569. struct ath6kl_cookie cookie_mem[MAX_COOKIE_NUM];
  570. unsigned long flag;
  571. u8 *fw_board;
  572. size_t fw_board_len;
  573. u8 *fw_otp;
  574. size_t fw_otp_len;
  575. u8 *fw;
  576. size_t fw_len;
  577. u8 *fw_patch;
  578. size_t fw_patch_len;
  579. u8 *fw_testscript;
  580. size_t fw_testscript_len;
  581. unsigned int fw_api;
  582. unsigned long fw_capabilities[ATH6KL_CAPABILITY_LEN];
  583. struct workqueue_struct *ath6kl_wq;
  584. struct dentry *debugfs_phy;
  585. bool p2p;
  586. bool wiphy_registered;
  587. #ifdef CONFIG_ATH6KL_DEBUG
  588. struct {
  589. struct sk_buff_head fwlog_queue;
  590. struct completion fwlog_completion;
  591. bool fwlog_open;
  592. u32 fwlog_mask;
  593. unsigned int dbgfs_diag_reg;
  594. u32 diag_reg_addr_wr;
  595. u32 diag_reg_val_wr;
  596. struct {
  597. unsigned int invalid_rate;
  598. } war_stats;
  599. u8 *roam_tbl;
  600. unsigned int roam_tbl_len;
  601. u8 keepalive;
  602. u8 disc_timeout;
  603. } debug;
  604. #endif /* CONFIG_ATH6KL_DEBUG */
  605. };
  606. static inline struct ath6kl *ath6kl_priv(struct net_device *dev)
  607. {
  608. return ((struct ath6kl_vif *) netdev_priv(dev))->ar;
  609. }
  610. static inline u32 ath6kl_get_hi_item_addr(struct ath6kl *ar,
  611. u32 item_offset)
  612. {
  613. u32 addr = 0;
  614. if (ar->target_type == TARGET_TYPE_AR6003)
  615. addr = ATH6KL_AR6003_HI_START_ADDR + item_offset;
  616. else if (ar->target_type == TARGET_TYPE_AR6004)
  617. addr = ATH6KL_AR6004_HI_START_ADDR + item_offset;
  618. return addr;
  619. }
  620. int ath6kl_configure_target(struct ath6kl *ar);
  621. void ath6kl_detect_error(unsigned long ptr);
  622. void disconnect_timer_handler(unsigned long ptr);
  623. void init_netdev(struct net_device *dev);
  624. void ath6kl_cookie_init(struct ath6kl *ar);
  625. void ath6kl_cookie_cleanup(struct ath6kl *ar);
  626. void ath6kl_rx(struct htc_target *target, struct htc_packet *packet);
  627. void ath6kl_tx_complete(void *context, struct list_head *packet_queue);
  628. enum htc_send_full_action ath6kl_tx_queue_full(struct htc_target *target,
  629. struct htc_packet *packet);
  630. void ath6kl_stop_txrx(struct ath6kl *ar);
  631. void ath6kl_cleanup_amsdu_rxbufs(struct ath6kl *ar);
  632. int ath6kl_diag_write32(struct ath6kl *ar, u32 address, __le32 value);
  633. int ath6kl_diag_write(struct ath6kl *ar, u32 address, void *data, u32 length);
  634. int ath6kl_diag_read32(struct ath6kl *ar, u32 address, u32 *value);
  635. int ath6kl_diag_read(struct ath6kl *ar, u32 address, void *data, u32 length);
  636. int ath6kl_read_fwlogs(struct ath6kl *ar);
  637. void ath6kl_init_profile_info(struct ath6kl_vif *vif);
  638. void ath6kl_tx_data_cleanup(struct ath6kl *ar);
  639. struct ath6kl_cookie *ath6kl_alloc_cookie(struct ath6kl *ar);
  640. void ath6kl_free_cookie(struct ath6kl *ar, struct ath6kl_cookie *cookie);
  641. int ath6kl_data_tx(struct sk_buff *skb, struct net_device *dev);
  642. struct aggr_info *aggr_init(struct ath6kl_vif *vif);
  643. void aggr_conn_init(struct ath6kl_vif *vif, struct aggr_info *aggr_info,
  644. struct aggr_info_conn *aggr_conn);
  645. void ath6kl_rx_refill(struct htc_target *target,
  646. enum htc_endpoint_id endpoint);
  647. void ath6kl_refill_amsdu_rxbufs(struct ath6kl *ar, int count);
  648. struct htc_packet *ath6kl_alloc_amsdu_rxbuf(struct htc_target *target,
  649. enum htc_endpoint_id endpoint,
  650. int len);
  651. void aggr_module_destroy(struct aggr_info *aggr_info);
  652. void aggr_reset_state(struct aggr_info_conn *aggr_conn);
  653. struct ath6kl_sta *ath6kl_find_sta(struct ath6kl_vif *vif, u8 *node_addr);
  654. struct ath6kl_sta *ath6kl_find_sta_by_aid(struct ath6kl *ar, u8 aid);
  655. void ath6kl_ready_event(void *devt, u8 *datap, u32 sw_ver, u32 abi_ver);
  656. int ath6kl_control_tx(void *devt, struct sk_buff *skb,
  657. enum htc_endpoint_id eid);
  658. void ath6kl_connect_event(struct ath6kl_vif *vif, u16 channel,
  659. u8 *bssid, u16 listen_int,
  660. u16 beacon_int, enum network_type net_type,
  661. u8 beacon_ie_len, u8 assoc_req_len,
  662. u8 assoc_resp_len, u8 *assoc_info);
  663. void ath6kl_connect_ap_mode_bss(struct ath6kl_vif *vif, u16 channel);
  664. void ath6kl_connect_ap_mode_sta(struct ath6kl_vif *vif, u16 aid, u8 *mac_addr,
  665. u8 keymgmt, u8 ucipher, u8 auth,
  666. u8 assoc_req_len, u8 *assoc_info, u8 apsd_info);
  667. void ath6kl_disconnect_event(struct ath6kl_vif *vif, u8 reason,
  668. u8 *bssid, u8 assoc_resp_len,
  669. u8 *assoc_info, u16 prot_reason_status);
  670. void ath6kl_tkip_micerr_event(struct ath6kl_vif *vif, u8 keyid, bool ismcast);
  671. void ath6kl_txpwr_rx_evt(void *devt, u8 tx_pwr);
  672. void ath6kl_scan_complete_evt(struct ath6kl_vif *vif, int status);
  673. void ath6kl_tgt_stats_event(struct ath6kl_vif *vif, u8 *ptr, u32 len);
  674. void ath6kl_indicate_tx_activity(void *devt, u8 traffic_class, bool active);
  675. enum htc_endpoint_id ath6kl_ac2_endpoint_id(void *devt, u8 ac);
  676. void ath6kl_pspoll_event(struct ath6kl_vif *vif, u8 aid);
  677. void ath6kl_dtimexpiry_event(struct ath6kl_vif *vif);
  678. void ath6kl_disconnect(struct ath6kl_vif *vif);
  679. void aggr_recv_delba_req_evt(struct ath6kl_vif *vif, u8 tid);
  680. void aggr_recv_addba_req_evt(struct ath6kl_vif *vif, u8 tid, u16 seq_no,
  681. u8 win_sz);
  682. void ath6kl_wakeup_event(void *dev);
  683. void ath6kl_reset_device(struct ath6kl *ar, u32 target_type,
  684. bool wait_fot_compltn, bool cold_reset);
  685. void ath6kl_init_control_info(struct ath6kl_vif *vif);
  686. struct ath6kl_vif *ath6kl_vif_first(struct ath6kl *ar);
  687. void ath6kl_cleanup_vif(struct ath6kl_vif *vif, bool wmi_ready);
  688. int ath6kl_init_hw_start(struct ath6kl *ar);
  689. int ath6kl_init_hw_stop(struct ath6kl *ar);
  690. int ath6kl_init_fetch_firmwares(struct ath6kl *ar);
  691. int ath6kl_init_hw_params(struct ath6kl *ar);
  692. void ath6kl_check_wow_status(struct ath6kl *ar);
  693. struct ath6kl *ath6kl_core_create(struct device *dev);
  694. int ath6kl_core_init(struct ath6kl *ar);
  695. void ath6kl_core_cleanup(struct ath6kl *ar);
  696. void ath6kl_core_destroy(struct ath6kl *ar);
  697. #endif /* CORE_H */