board-ap4evb.c 33 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475
  1. /*
  2. * AP4EVB board support
  3. *
  4. * Copyright (C) 2010 Magnus Damm
  5. * Copyright (C) 2008 Yoshihiro Shimoda
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. */
  20. #include <linux/clk.h>
  21. #include <linux/kernel.h>
  22. #include <linux/init.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/irq.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/delay.h>
  27. #include <linux/mfd/tmio.h>
  28. #include <linux/mmc/host.h>
  29. #include <linux/mmc/sh_mobile_sdhi.h>
  30. #include <linux/mtd/mtd.h>
  31. #include <linux/mtd/partitions.h>
  32. #include <linux/mtd/physmap.h>
  33. #include <linux/mmc/sh_mmcif.h>
  34. #include <linux/i2c.h>
  35. #include <linux/i2c/tsc2007.h>
  36. #include <linux/io.h>
  37. #include <linux/smsc911x.h>
  38. #include <linux/sh_intc.h>
  39. #include <linux/sh_clk.h>
  40. #include <linux/gpio.h>
  41. #include <linux/input.h>
  42. #include <linux/leds.h>
  43. #include <linux/input/sh_keysc.h>
  44. #include <linux/usb/r8a66597.h>
  45. #include <linux/pm_clock.h>
  46. #include <linux/dma-mapping.h>
  47. #include <media/sh_mobile_ceu.h>
  48. #include <media/sh_mobile_csi2.h>
  49. #include <media/soc_camera.h>
  50. #include <sound/sh_fsi.h>
  51. #include <video/sh_mobile_hdmi.h>
  52. #include <video/sh_mobile_lcdc.h>
  53. #include <video/sh_mipi_dsi.h>
  54. #include <mach/common.h>
  55. #include <mach/irqs.h>
  56. #include <mach/sh7372.h>
  57. #include <asm/mach-types.h>
  58. #include <asm/mach/arch.h>
  59. #include <asm/mach/map.h>
  60. #include <asm/mach/time.h>
  61. #include <asm/setup.h>
  62. /*
  63. * Address Interface BusWidth note
  64. * ------------------------------------------------------------------
  65. * 0x0000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = ON
  66. * 0x0800_0000 user area -
  67. * 0x1000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = OFF
  68. * 0x1400_0000 Ether (LAN9220) 16bit
  69. * 0x1600_0000 user area - cannot use with NAND
  70. * 0x1800_0000 user area -
  71. * 0x1A00_0000 -
  72. * 0x4000_0000 LPDDR2-SDRAM (POP) 32bit
  73. */
  74. /*
  75. * NOR Flash ROM
  76. *
  77. * SW1 | SW2 | SW7 | NOR Flash ROM
  78. * bit1 | bit1 bit2 | bit1 | Memory allocation
  79. * ------+------------+------+------------------
  80. * OFF | ON OFF | ON | Area 0
  81. * OFF | ON OFF | OFF | Area 4
  82. */
  83. /*
  84. * NAND Flash ROM
  85. *
  86. * SW1 | SW2 | SW7 | NAND Flash ROM
  87. * bit1 | bit1 bit2 | bit2 | Memory allocation
  88. * ------+------------+------+------------------
  89. * OFF | ON OFF | ON | FCE 0
  90. * OFF | ON OFF | OFF | FCE 1
  91. */
  92. /*
  93. * SMSC 9220
  94. *
  95. * SW1 SMSC 9220
  96. * -----------------------
  97. * ON access disable
  98. * OFF access enable
  99. */
  100. /*
  101. * LCD / IRQ / KEYSC / IrDA
  102. *
  103. * IRQ = IRQ26 (TS), IRQ27 (VIO), IRQ28 (QHD-TouchScreen)
  104. * LCD = 2nd LCDC (WVGA)
  105. *
  106. * | SW43 |
  107. * SW3 | ON | OFF |
  108. * -------------+-----------------------+---------------+
  109. * ON | KEY / IrDA | LCD |
  110. * OFF | KEY / IrDA / IRQ | IRQ |
  111. *
  112. *
  113. * QHD / WVGA display
  114. *
  115. * You can choice display type on menuconfig.
  116. * Then, check above dip-switch.
  117. */
  118. /*
  119. * USB
  120. *
  121. * J7 : 1-2 MAX3355E VBUS
  122. * 2-3 DC 5.0V
  123. *
  124. * S39: bit2: off
  125. */
  126. /*
  127. * FSI/FSMI
  128. *
  129. * SW41 : ON : SH-Mobile AP4 Audio Mode
  130. * : OFF : Bluetooth Audio Mode
  131. */
  132. /*
  133. * MMC0/SDHI1 (CN7)
  134. *
  135. * J22 : select card voltage
  136. * 1-2 pin : 1.8v
  137. * 2-3 pin : 3.3v
  138. *
  139. * SW1 | SW33
  140. * | bit1 | bit2 | bit3 | bit4
  141. * ------------+------+------+------+-------
  142. * MMC0 OFF | OFF | ON | ON | X
  143. * SDHI1 OFF | ON | X | OFF | ON
  144. *
  145. * voltage lebel
  146. * CN7 : 1.8v
  147. * CN12: 3.3v
  148. */
  149. /* MTD */
  150. static struct mtd_partition nor_flash_partitions[] = {
  151. {
  152. .name = "loader",
  153. .offset = 0x00000000,
  154. .size = 512 * 1024,
  155. .mask_flags = MTD_WRITEABLE,
  156. },
  157. {
  158. .name = "bootenv",
  159. .offset = MTDPART_OFS_APPEND,
  160. .size = 512 * 1024,
  161. .mask_flags = MTD_WRITEABLE,
  162. },
  163. {
  164. .name = "kernel_ro",
  165. .offset = MTDPART_OFS_APPEND,
  166. .size = 8 * 1024 * 1024,
  167. .mask_flags = MTD_WRITEABLE,
  168. },
  169. {
  170. .name = "kernel",
  171. .offset = MTDPART_OFS_APPEND,
  172. .size = 8 * 1024 * 1024,
  173. },
  174. {
  175. .name = "data",
  176. .offset = MTDPART_OFS_APPEND,
  177. .size = MTDPART_SIZ_FULL,
  178. },
  179. };
  180. static struct physmap_flash_data nor_flash_data = {
  181. .width = 2,
  182. .parts = nor_flash_partitions,
  183. .nr_parts = ARRAY_SIZE(nor_flash_partitions),
  184. };
  185. static struct resource nor_flash_resources[] = {
  186. [0] = {
  187. .start = 0x20000000, /* CS0 shadow instead of regular CS0 */
  188. .end = 0x28000000 - 1, /* needed by USB MASK ROM boot */
  189. .flags = IORESOURCE_MEM,
  190. }
  191. };
  192. static struct platform_device nor_flash_device = {
  193. .name = "physmap-flash",
  194. .dev = {
  195. .platform_data = &nor_flash_data,
  196. },
  197. .num_resources = ARRAY_SIZE(nor_flash_resources),
  198. .resource = nor_flash_resources,
  199. };
  200. /* SMSC 9220 */
  201. static struct resource smc911x_resources[] = {
  202. {
  203. .start = 0x14000000,
  204. .end = 0x16000000 - 1,
  205. .flags = IORESOURCE_MEM,
  206. }, {
  207. .start = evt2irq(0x02c0) /* IRQ6A */,
  208. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
  209. },
  210. };
  211. static struct smsc911x_platform_config smsc911x_info = {
  212. .flags = SMSC911X_USE_16BIT | SMSC911X_SAVE_MAC_ADDRESS,
  213. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  214. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  215. };
  216. static struct platform_device smc911x_device = {
  217. .name = "smsc911x",
  218. .id = -1,
  219. .num_resources = ARRAY_SIZE(smc911x_resources),
  220. .resource = smc911x_resources,
  221. .dev = {
  222. .platform_data = &smsc911x_info,
  223. },
  224. };
  225. /*
  226. * The card detect pin of the top SD/MMC slot (CN7) is active low and is
  227. * connected to GPIO A22 of SH7372 (GPIO_PORT41).
  228. */
  229. static int slot_cn7_get_cd(struct platform_device *pdev)
  230. {
  231. return !gpio_get_value(GPIO_PORT41);
  232. }
  233. /* MERAM */
  234. static struct sh_mobile_meram_info meram_info = {
  235. .addr_mode = SH_MOBILE_MERAM_MODE1,
  236. };
  237. static struct resource meram_resources[] = {
  238. [0] = {
  239. .name = "regs",
  240. .start = 0xe8000000,
  241. .end = 0xe807ffff,
  242. .flags = IORESOURCE_MEM,
  243. },
  244. [1] = {
  245. .name = "meram",
  246. .start = 0xe8080000,
  247. .end = 0xe81fffff,
  248. .flags = IORESOURCE_MEM,
  249. },
  250. };
  251. static struct platform_device meram_device = {
  252. .name = "sh_mobile_meram",
  253. .id = 0,
  254. .num_resources = ARRAY_SIZE(meram_resources),
  255. .resource = meram_resources,
  256. .dev = {
  257. .platform_data = &meram_info,
  258. },
  259. };
  260. /* SH_MMCIF */
  261. static struct resource sh_mmcif_resources[] = {
  262. [0] = {
  263. .name = "MMCIF",
  264. .start = 0xE6BD0000,
  265. .end = 0xE6BD00FF,
  266. .flags = IORESOURCE_MEM,
  267. },
  268. [1] = {
  269. /* MMC ERR */
  270. .start = evt2irq(0x1ac0),
  271. .flags = IORESOURCE_IRQ,
  272. },
  273. [2] = {
  274. /* MMC NOR */
  275. .start = evt2irq(0x1ae0),
  276. .flags = IORESOURCE_IRQ,
  277. },
  278. };
  279. static struct sh_mmcif_plat_data sh_mmcif_plat = {
  280. .sup_pclk = 0,
  281. .ocr = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
  282. .caps = MMC_CAP_4_BIT_DATA |
  283. MMC_CAP_8_BIT_DATA |
  284. MMC_CAP_NEEDS_POLL,
  285. .get_cd = slot_cn7_get_cd,
  286. .slave_id_tx = SHDMA_SLAVE_MMCIF_TX,
  287. .slave_id_rx = SHDMA_SLAVE_MMCIF_RX,
  288. };
  289. static struct platform_device sh_mmcif_device = {
  290. .name = "sh_mmcif",
  291. .id = 0,
  292. .dev = {
  293. .dma_mask = NULL,
  294. .coherent_dma_mask = 0xffffffff,
  295. .platform_data = &sh_mmcif_plat,
  296. },
  297. .num_resources = ARRAY_SIZE(sh_mmcif_resources),
  298. .resource = sh_mmcif_resources,
  299. };
  300. /* SDHI0 */
  301. static struct sh_mobile_sdhi_info sdhi0_info = {
  302. .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
  303. .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
  304. .tmio_caps = MMC_CAP_SDIO_IRQ,
  305. };
  306. static struct resource sdhi0_resources[] = {
  307. [0] = {
  308. .name = "SDHI0",
  309. .start = 0xe6850000,
  310. .end = 0xe68500ff,
  311. .flags = IORESOURCE_MEM,
  312. },
  313. [1] = {
  314. .start = evt2irq(0x0e00) /* SDHI0_SDHI0I0 */,
  315. .flags = IORESOURCE_IRQ,
  316. },
  317. [2] = {
  318. .start = evt2irq(0x0e20) /* SDHI0_SDHI0I1 */,
  319. .flags = IORESOURCE_IRQ,
  320. },
  321. [3] = {
  322. .start = evt2irq(0x0e40) /* SDHI0_SDHI0I2 */,
  323. .flags = IORESOURCE_IRQ,
  324. },
  325. };
  326. static struct platform_device sdhi0_device = {
  327. .name = "sh_mobile_sdhi",
  328. .num_resources = ARRAY_SIZE(sdhi0_resources),
  329. .resource = sdhi0_resources,
  330. .id = 0,
  331. .dev = {
  332. .platform_data = &sdhi0_info,
  333. },
  334. };
  335. /* SDHI1 */
  336. static struct sh_mobile_sdhi_info sdhi1_info = {
  337. .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
  338. .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
  339. .tmio_ocr_mask = MMC_VDD_165_195,
  340. .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
  341. .tmio_caps = MMC_CAP_NEEDS_POLL | MMC_CAP_SDIO_IRQ,
  342. .get_cd = slot_cn7_get_cd,
  343. };
  344. static struct resource sdhi1_resources[] = {
  345. [0] = {
  346. .name = "SDHI1",
  347. .start = 0xe6860000,
  348. .end = 0xe68600ff,
  349. .flags = IORESOURCE_MEM,
  350. },
  351. [1] = {
  352. .start = evt2irq(0x0e80), /* SDHI1_SDHI1I0 */
  353. .flags = IORESOURCE_IRQ,
  354. },
  355. [2] = {
  356. .start = evt2irq(0x0ea0), /* SDHI1_SDHI1I1 */
  357. .flags = IORESOURCE_IRQ,
  358. },
  359. [3] = {
  360. .start = evt2irq(0x0ec0), /* SDHI1_SDHI1I2 */
  361. .flags = IORESOURCE_IRQ,
  362. },
  363. };
  364. static struct platform_device sdhi1_device = {
  365. .name = "sh_mobile_sdhi",
  366. .num_resources = ARRAY_SIZE(sdhi1_resources),
  367. .resource = sdhi1_resources,
  368. .id = 1,
  369. .dev = {
  370. .platform_data = &sdhi1_info,
  371. },
  372. };
  373. /* USB1 */
  374. static void usb1_host_port_power(int port, int power)
  375. {
  376. if (!power) /* only power-on supported for now */
  377. return;
  378. /* set VBOUT/PWEN and EXTLP1 in DVSTCTR */
  379. __raw_writew(__raw_readw(0xE68B0008) | 0x600, 0xE68B0008);
  380. }
  381. static struct r8a66597_platdata usb1_host_data = {
  382. .on_chip = 1,
  383. .port_power = usb1_host_port_power,
  384. };
  385. static struct resource usb1_host_resources[] = {
  386. [0] = {
  387. .name = "USBHS",
  388. .start = 0xE68B0000,
  389. .end = 0xE68B00E6 - 1,
  390. .flags = IORESOURCE_MEM,
  391. },
  392. [1] = {
  393. .start = evt2irq(0x1ce0) /* USB1_USB1I0 */,
  394. .flags = IORESOURCE_IRQ,
  395. },
  396. };
  397. static struct platform_device usb1_host_device = {
  398. .name = "r8a66597_hcd",
  399. .id = 1,
  400. .dev = {
  401. .dma_mask = NULL, /* not use dma */
  402. .coherent_dma_mask = 0xffffffff,
  403. .platform_data = &usb1_host_data,
  404. },
  405. .num_resources = ARRAY_SIZE(usb1_host_resources),
  406. .resource = usb1_host_resources,
  407. };
  408. /*
  409. * QHD display
  410. */
  411. #ifdef CONFIG_AP4EVB_QHD
  412. /* KEYSC (Needs SW43 set to ON) */
  413. static struct sh_keysc_info keysc_info = {
  414. .mode = SH_KEYSC_MODE_1,
  415. .scan_timing = 3,
  416. .delay = 2500,
  417. .keycodes = {
  418. KEY_0, KEY_1, KEY_2, KEY_3, KEY_4,
  419. KEY_5, KEY_6, KEY_7, KEY_8, KEY_9,
  420. KEY_A, KEY_B, KEY_C, KEY_D, KEY_E,
  421. KEY_F, KEY_G, KEY_H, KEY_I, KEY_J,
  422. KEY_K, KEY_L, KEY_M, KEY_N, KEY_O,
  423. },
  424. };
  425. static struct resource keysc_resources[] = {
  426. [0] = {
  427. .name = "KEYSC",
  428. .start = 0xe61b0000,
  429. .end = 0xe61b0063,
  430. .flags = IORESOURCE_MEM,
  431. },
  432. [1] = {
  433. .start = evt2irq(0x0be0), /* KEYSC_KEY */
  434. .flags = IORESOURCE_IRQ,
  435. },
  436. };
  437. static struct platform_device keysc_device = {
  438. .name = "sh_keysc",
  439. .id = 0, /* "keysc0" clock */
  440. .num_resources = ARRAY_SIZE(keysc_resources),
  441. .resource = keysc_resources,
  442. .dev = {
  443. .platform_data = &keysc_info,
  444. },
  445. };
  446. /* MIPI-DSI */
  447. static int sh_mipi_set_dot_clock(struct platform_device *pdev,
  448. void __iomem *base,
  449. int enable)
  450. {
  451. struct clk *pck = clk_get(&pdev->dev, "dsip_clk");
  452. if (IS_ERR(pck))
  453. return PTR_ERR(pck);
  454. if (enable) {
  455. /*
  456. * DSIPCLK = 24MHz
  457. * D-PHY = DSIPCLK * ((0x6*2)+1) = 312MHz (see .phyctrl)
  458. * HsByteCLK = D-PHY/8 = 39MHz
  459. *
  460. * X * Y * FPS =
  461. * (544+72+600+16) * (961+8+8+2) * 30 = 36.1MHz
  462. */
  463. clk_set_rate(pck, clk_round_rate(pck, 24000000));
  464. clk_enable(pck);
  465. } else {
  466. clk_disable(pck);
  467. }
  468. clk_put(pck);
  469. return 0;
  470. }
  471. static struct resource mipidsi0_resources[] = {
  472. [0] = {
  473. .start = 0xffc60000,
  474. .end = 0xffc63073,
  475. .flags = IORESOURCE_MEM,
  476. },
  477. [1] = {
  478. .start = 0xffc68000,
  479. .end = 0xffc680ef,
  480. .flags = IORESOURCE_MEM,
  481. },
  482. };
  483. static struct sh_mobile_lcdc_info lcdc_info;
  484. static struct sh_mipi_dsi_info mipidsi0_info = {
  485. .data_format = MIPI_RGB888,
  486. .lcd_chan = &lcdc_info.ch[0],
  487. .lane = 2,
  488. .vsynw_offset = 17,
  489. .phyctrl = 0x6 << 8,
  490. .flags = SH_MIPI_DSI_SYNC_PULSES_MODE |
  491. SH_MIPI_DSI_HSbyteCLK,
  492. .set_dot_clock = sh_mipi_set_dot_clock,
  493. };
  494. static struct platform_device mipidsi0_device = {
  495. .name = "sh-mipi-dsi",
  496. .num_resources = ARRAY_SIZE(mipidsi0_resources),
  497. .resource = mipidsi0_resources,
  498. .id = 0,
  499. .dev = {
  500. .platform_data = &mipidsi0_info,
  501. },
  502. };
  503. static struct platform_device *qhd_devices[] __initdata = {
  504. &mipidsi0_device,
  505. &keysc_device,
  506. };
  507. #endif /* CONFIG_AP4EVB_QHD */
  508. /* LCDC0 */
  509. static const struct fb_videomode ap4evb_lcdc_modes[] = {
  510. {
  511. #ifdef CONFIG_AP4EVB_QHD
  512. .name = "R63302(QHD)",
  513. .xres = 544,
  514. .yres = 961,
  515. .left_margin = 72,
  516. .right_margin = 600,
  517. .hsync_len = 16,
  518. .upper_margin = 8,
  519. .lower_margin = 8,
  520. .vsync_len = 2,
  521. .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_HOR_HIGH_ACT,
  522. #else
  523. .name = "WVGA Panel",
  524. .xres = 800,
  525. .yres = 480,
  526. .left_margin = 220,
  527. .right_margin = 110,
  528. .hsync_len = 70,
  529. .upper_margin = 20,
  530. .lower_margin = 5,
  531. .vsync_len = 5,
  532. .sync = 0,
  533. #endif
  534. },
  535. };
  536. static const struct sh_mobile_meram_cfg lcd_meram_cfg = {
  537. .icb[0] = {
  538. .meram_size = 0x40,
  539. },
  540. .icb[1] = {
  541. .meram_size = 0x40,
  542. },
  543. };
  544. static struct sh_mobile_lcdc_info lcdc_info = {
  545. .meram_dev = &meram_info,
  546. .ch[0] = {
  547. .chan = LCDC_CHAN_MAINLCD,
  548. .fourcc = V4L2_PIX_FMT_RGB565,
  549. .lcd_modes = ap4evb_lcdc_modes,
  550. .num_modes = ARRAY_SIZE(ap4evb_lcdc_modes),
  551. .meram_cfg = &lcd_meram_cfg,
  552. #ifdef CONFIG_AP4EVB_QHD
  553. .tx_dev = &mipidsi0_device,
  554. #endif
  555. }
  556. };
  557. static struct resource lcdc_resources[] = {
  558. [0] = {
  559. .name = "LCDC",
  560. .start = 0xfe940000, /* P4-only space */
  561. .end = 0xfe943fff,
  562. .flags = IORESOURCE_MEM,
  563. },
  564. [1] = {
  565. .start = intcs_evt2irq(0x580),
  566. .flags = IORESOURCE_IRQ,
  567. },
  568. };
  569. static struct platform_device lcdc_device = {
  570. .name = "sh_mobile_lcdc_fb",
  571. .num_resources = ARRAY_SIZE(lcdc_resources),
  572. .resource = lcdc_resources,
  573. .dev = {
  574. .platform_data = &lcdc_info,
  575. .coherent_dma_mask = ~0,
  576. },
  577. };
  578. /* FSI */
  579. #define IRQ_FSI evt2irq(0x1840)
  580. static int __fsi_set_rate(struct clk *clk, long rate, int enable)
  581. {
  582. int ret = 0;
  583. if (rate <= 0)
  584. return ret;
  585. if (enable) {
  586. ret = clk_set_rate(clk, rate);
  587. if (0 == ret)
  588. ret = clk_enable(clk);
  589. } else {
  590. clk_disable(clk);
  591. }
  592. return ret;
  593. }
  594. static int __fsi_set_round_rate(struct clk *clk, long rate, int enable)
  595. {
  596. return __fsi_set_rate(clk, clk_round_rate(clk, rate), enable);
  597. }
  598. static int fsi_ak4642_set_rate(struct device *dev, int rate, int enable)
  599. {
  600. struct clk *fsia_ick;
  601. struct clk *fsiack;
  602. int ret = -EIO;
  603. fsia_ick = clk_get(dev, "icka");
  604. if (IS_ERR(fsia_ick))
  605. return PTR_ERR(fsia_ick);
  606. /*
  607. * FSIACK is connected to AK4642,
  608. * and use external clock pin from it.
  609. * it is parent of fsia_ick now.
  610. */
  611. fsiack = clk_get_parent(fsia_ick);
  612. if (!fsiack)
  613. goto fsia_ick_out;
  614. /*
  615. * we get 1/1 divided clock by setting same rate to fsiack and fsia_ick
  616. *
  617. ** FIXME **
  618. * Because the freq_table of external clk (fsiack) are all 0,
  619. * the return value of clk_round_rate became 0.
  620. * So, it use __fsi_set_rate here.
  621. */
  622. ret = __fsi_set_rate(fsiack, rate, enable);
  623. if (ret < 0)
  624. goto fsiack_out;
  625. ret = __fsi_set_round_rate(fsia_ick, rate, enable);
  626. if ((ret < 0) && enable)
  627. __fsi_set_round_rate(fsiack, rate, 0); /* disable FSI ACK */
  628. fsiack_out:
  629. clk_put(fsiack);
  630. fsia_ick_out:
  631. clk_put(fsia_ick);
  632. return 0;
  633. }
  634. static int fsi_hdmi_set_rate(struct device *dev, int rate, int enable)
  635. {
  636. struct clk *fsib_clk;
  637. struct clk *fdiv_clk = &sh7372_fsidivb_clk;
  638. long fsib_rate = 0;
  639. long fdiv_rate = 0;
  640. int ackmd_bpfmd;
  641. int ret;
  642. switch (rate) {
  643. case 44100:
  644. fsib_rate = rate * 256;
  645. ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
  646. break;
  647. case 48000:
  648. fsib_rate = 85428000; /* around 48kHz x 256 x 7 */
  649. fdiv_rate = rate * 256;
  650. ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
  651. break;
  652. default:
  653. pr_err("unsupported rate in FSI2 port B\n");
  654. return -EINVAL;
  655. }
  656. /* FSI B setting */
  657. fsib_clk = clk_get(dev, "ickb");
  658. if (IS_ERR(fsib_clk))
  659. return -EIO;
  660. ret = __fsi_set_round_rate(fsib_clk, fsib_rate, enable);
  661. if (ret < 0)
  662. goto fsi_set_rate_end;
  663. /* FSI DIV setting */
  664. ret = __fsi_set_round_rate(fdiv_clk, fdiv_rate, enable);
  665. if (ret < 0) {
  666. /* disable FSI B */
  667. if (enable)
  668. __fsi_set_round_rate(fsib_clk, fsib_rate, 0);
  669. goto fsi_set_rate_end;
  670. }
  671. ret = ackmd_bpfmd;
  672. fsi_set_rate_end:
  673. clk_put(fsib_clk);
  674. return ret;
  675. }
  676. static struct sh_fsi_platform_info fsi_info = {
  677. .port_a = {
  678. .flags = SH_FSI_BRS_INV,
  679. .set_rate = fsi_ak4642_set_rate,
  680. },
  681. .port_b = {
  682. .flags = SH_FSI_BRS_INV |
  683. SH_FSI_BRM_INV |
  684. SH_FSI_LRS_INV |
  685. SH_FSI_FMT_SPDIF,
  686. .set_rate = fsi_hdmi_set_rate,
  687. },
  688. };
  689. static struct resource fsi_resources[] = {
  690. [0] = {
  691. .name = "FSI",
  692. .start = 0xFE3C0000,
  693. .end = 0xFE3C0400 - 1,
  694. .flags = IORESOURCE_MEM,
  695. },
  696. [1] = {
  697. .start = IRQ_FSI,
  698. .flags = IORESOURCE_IRQ,
  699. },
  700. };
  701. static struct platform_device fsi_device = {
  702. .name = "sh_fsi2",
  703. .id = -1,
  704. .num_resources = ARRAY_SIZE(fsi_resources),
  705. .resource = fsi_resources,
  706. .dev = {
  707. .platform_data = &fsi_info,
  708. },
  709. };
  710. static struct fsi_ak4642_info fsi2_ak4643_info = {
  711. .name = "AK4643",
  712. .card = "FSI2A-AK4643",
  713. .cpu_dai = "fsia-dai",
  714. .codec = "ak4642-codec.0-0013",
  715. .platform = "sh_fsi2",
  716. .id = FSI_PORT_A,
  717. };
  718. static struct platform_device fsi_ak4643_device = {
  719. .name = "fsi-ak4642-audio",
  720. .dev = {
  721. .platform_data = &fsi2_ak4643_info,
  722. },
  723. };
  724. /* LCDC1 */
  725. static long ap4evb_clk_optimize(unsigned long target, unsigned long *best_freq,
  726. unsigned long *parent_freq);
  727. static struct sh_mobile_hdmi_info hdmi_info = {
  728. .flags = HDMI_SND_SRC_SPDIF,
  729. .clk_optimize_parent = ap4evb_clk_optimize,
  730. };
  731. static struct resource hdmi_resources[] = {
  732. [0] = {
  733. .name = "HDMI",
  734. .start = 0xe6be0000,
  735. .end = 0xe6be00ff,
  736. .flags = IORESOURCE_MEM,
  737. },
  738. [1] = {
  739. /* There's also an HDMI interrupt on INTCS @ 0x18e0 */
  740. .start = evt2irq(0x17e0),
  741. .flags = IORESOURCE_IRQ,
  742. },
  743. };
  744. static struct platform_device hdmi_device = {
  745. .name = "sh-mobile-hdmi",
  746. .num_resources = ARRAY_SIZE(hdmi_resources),
  747. .resource = hdmi_resources,
  748. .id = -1,
  749. .dev = {
  750. .platform_data = &hdmi_info,
  751. },
  752. };
  753. static long ap4evb_clk_optimize(unsigned long target, unsigned long *best_freq,
  754. unsigned long *parent_freq)
  755. {
  756. struct clk *hdmi_ick = clk_get(&hdmi_device.dev, "ick");
  757. long error;
  758. if (IS_ERR(hdmi_ick)) {
  759. int ret = PTR_ERR(hdmi_ick);
  760. pr_err("Cannot get HDMI ICK: %d\n", ret);
  761. return ret;
  762. }
  763. error = clk_round_parent(hdmi_ick, target, best_freq, parent_freq, 1, 64);
  764. clk_put(hdmi_ick);
  765. return error;
  766. }
  767. static const struct sh_mobile_meram_cfg hdmi_meram_cfg = {
  768. .icb[0] = {
  769. .meram_size = 0x100,
  770. },
  771. .icb[1] = {
  772. .meram_size = 0x100,
  773. },
  774. };
  775. static struct sh_mobile_lcdc_info sh_mobile_lcdc1_info = {
  776. .clock_source = LCDC_CLK_EXTERNAL,
  777. .meram_dev = &meram_info,
  778. .ch[0] = {
  779. .chan = LCDC_CHAN_MAINLCD,
  780. .fourcc = V4L2_PIX_FMT_RGB565,
  781. .interface_type = RGB24,
  782. .clock_divider = 1,
  783. .flags = LCDC_FLAGS_DWPOL,
  784. .meram_cfg = &hdmi_meram_cfg,
  785. .tx_dev = &hdmi_device,
  786. }
  787. };
  788. static struct resource lcdc1_resources[] = {
  789. [0] = {
  790. .name = "LCDC1",
  791. .start = 0xfe944000,
  792. .end = 0xfe947fff,
  793. .flags = IORESOURCE_MEM,
  794. },
  795. [1] = {
  796. .start = intcs_evt2irq(0x1780),
  797. .flags = IORESOURCE_IRQ,
  798. },
  799. };
  800. static struct platform_device lcdc1_device = {
  801. .name = "sh_mobile_lcdc_fb",
  802. .num_resources = ARRAY_SIZE(lcdc1_resources),
  803. .resource = lcdc1_resources,
  804. .id = 1,
  805. .dev = {
  806. .platform_data = &sh_mobile_lcdc1_info,
  807. .coherent_dma_mask = ~0,
  808. },
  809. };
  810. static struct platform_device fsi_hdmi_device = {
  811. .name = "sh_fsi2_b_hdmi",
  812. };
  813. static struct gpio_led ap4evb_leds[] = {
  814. {
  815. .name = "led4",
  816. .gpio = GPIO_PORT185,
  817. .default_state = LEDS_GPIO_DEFSTATE_ON,
  818. },
  819. {
  820. .name = "led2",
  821. .gpio = GPIO_PORT186,
  822. .default_state = LEDS_GPIO_DEFSTATE_ON,
  823. },
  824. {
  825. .name = "led3",
  826. .gpio = GPIO_PORT187,
  827. .default_state = LEDS_GPIO_DEFSTATE_ON,
  828. },
  829. {
  830. .name = "led1",
  831. .gpio = GPIO_PORT188,
  832. .default_state = LEDS_GPIO_DEFSTATE_ON,
  833. }
  834. };
  835. static struct gpio_led_platform_data ap4evb_leds_pdata = {
  836. .num_leds = ARRAY_SIZE(ap4evb_leds),
  837. .leds = ap4evb_leds,
  838. };
  839. static struct platform_device leds_device = {
  840. .name = "leds-gpio",
  841. .id = 0,
  842. .dev = {
  843. .platform_data = &ap4evb_leds_pdata,
  844. },
  845. };
  846. static struct i2c_board_info imx074_info = {
  847. I2C_BOARD_INFO("imx074", 0x1a),
  848. };
  849. static struct soc_camera_link imx074_link = {
  850. .bus_id = 0,
  851. .board_info = &imx074_info,
  852. .i2c_adapter_id = 0,
  853. .module_name = "imx074",
  854. };
  855. static struct platform_device ap4evb_camera = {
  856. .name = "soc-camera-pdrv",
  857. .id = 0,
  858. .dev = {
  859. .platform_data = &imx074_link,
  860. },
  861. };
  862. static struct sh_csi2_client_config csi2_clients[] = {
  863. {
  864. .phy = SH_CSI2_PHY_MAIN,
  865. .lanes = 0, /* default: 2 lanes */
  866. .channel = 0,
  867. .pdev = &ap4evb_camera,
  868. },
  869. };
  870. static struct sh_csi2_pdata csi2_info = {
  871. .type = SH_CSI2C,
  872. .clients = csi2_clients,
  873. .num_clients = ARRAY_SIZE(csi2_clients),
  874. .flags = SH_CSI2_ECC | SH_CSI2_CRC,
  875. };
  876. static struct resource csi2_resources[] = {
  877. [0] = {
  878. .name = "CSI2",
  879. .start = 0xffc90000,
  880. .end = 0xffc90fff,
  881. .flags = IORESOURCE_MEM,
  882. },
  883. [1] = {
  884. .start = intcs_evt2irq(0x17a0),
  885. .flags = IORESOURCE_IRQ,
  886. },
  887. };
  888. static struct sh_mobile_ceu_companion csi2 = {
  889. .id = 0,
  890. .num_resources = ARRAY_SIZE(csi2_resources),
  891. .resource = csi2_resources,
  892. .platform_data = &csi2_info,
  893. };
  894. static struct sh_mobile_ceu_info sh_mobile_ceu_info = {
  895. .flags = SH_CEU_FLAG_USE_8BIT_BUS,
  896. .csi2 = &csi2,
  897. };
  898. static struct resource ceu_resources[] = {
  899. [0] = {
  900. .name = "CEU",
  901. .start = 0xfe910000,
  902. .end = 0xfe91009f,
  903. .flags = IORESOURCE_MEM,
  904. },
  905. [1] = {
  906. .start = intcs_evt2irq(0x880),
  907. .flags = IORESOURCE_IRQ,
  908. },
  909. [2] = {
  910. /* place holder for contiguous memory */
  911. },
  912. };
  913. static struct platform_device ceu_device = {
  914. .name = "sh_mobile_ceu",
  915. .id = 0, /* "ceu0" clock */
  916. .num_resources = ARRAY_SIZE(ceu_resources),
  917. .resource = ceu_resources,
  918. .dev = {
  919. .platform_data = &sh_mobile_ceu_info,
  920. .coherent_dma_mask = 0xffffffff,
  921. },
  922. };
  923. static struct platform_device *ap4evb_devices[] __initdata = {
  924. &leds_device,
  925. &nor_flash_device,
  926. &smc911x_device,
  927. &sdhi0_device,
  928. &sdhi1_device,
  929. &usb1_host_device,
  930. &fsi_device,
  931. &fsi_ak4643_device,
  932. &fsi_hdmi_device,
  933. &sh_mmcif_device,
  934. &hdmi_device,
  935. &lcdc_device,
  936. &lcdc1_device,
  937. &ceu_device,
  938. &ap4evb_camera,
  939. &meram_device,
  940. };
  941. static void __init hdmi_init_pm_clock(void)
  942. {
  943. struct clk *hdmi_ick = clk_get(&hdmi_device.dev, "ick");
  944. int ret;
  945. long rate;
  946. if (IS_ERR(hdmi_ick)) {
  947. ret = PTR_ERR(hdmi_ick);
  948. pr_err("Cannot get HDMI ICK: %d\n", ret);
  949. goto out;
  950. }
  951. ret = clk_set_parent(&sh7372_pllc2_clk, &sh7372_dv_clki_div2_clk);
  952. if (ret < 0) {
  953. pr_err("Cannot set PLLC2 parent: %d, %d users\n", ret, sh7372_pllc2_clk.usecount);
  954. goto out;
  955. }
  956. pr_debug("PLLC2 initial frequency %lu\n", clk_get_rate(&sh7372_pllc2_clk));
  957. rate = clk_round_rate(&sh7372_pllc2_clk, 594000000);
  958. if (rate < 0) {
  959. pr_err("Cannot get suitable rate: %ld\n", rate);
  960. ret = rate;
  961. goto out;
  962. }
  963. ret = clk_set_rate(&sh7372_pllc2_clk, rate);
  964. if (ret < 0) {
  965. pr_err("Cannot set rate %ld: %d\n", rate, ret);
  966. goto out;
  967. }
  968. pr_debug("PLLC2 set frequency %lu\n", rate);
  969. ret = clk_set_parent(hdmi_ick, &sh7372_pllc2_clk);
  970. if (ret < 0)
  971. pr_err("Cannot set HDMI parent: %d\n", ret);
  972. out:
  973. if (!IS_ERR(hdmi_ick))
  974. clk_put(hdmi_ick);
  975. }
  976. static void __init fsi_init_pm_clock(void)
  977. {
  978. struct clk *fsia_ick;
  979. int ret;
  980. fsia_ick = clk_get(&fsi_device.dev, "icka");
  981. if (IS_ERR(fsia_ick)) {
  982. ret = PTR_ERR(fsia_ick);
  983. pr_err("Cannot get FSI ICK: %d\n", ret);
  984. return;
  985. }
  986. ret = clk_set_parent(fsia_ick, &sh7372_fsiack_clk);
  987. if (ret < 0)
  988. pr_err("Cannot set FSI-A parent: %d\n", ret);
  989. clk_put(fsia_ick);
  990. }
  991. /*
  992. * FIXME !!
  993. *
  994. * gpio_no_direction
  995. * are quick_hack.
  996. *
  997. * current gpio frame work doesn't have
  998. * the method to control only pull up/down/free.
  999. * this function should be replaced by correct gpio function
  1000. */
  1001. static void __init gpio_no_direction(u32 addr)
  1002. {
  1003. __raw_writeb(0x00, addr);
  1004. }
  1005. /* TouchScreen */
  1006. #ifdef CONFIG_AP4EVB_QHD
  1007. # define GPIO_TSC_IRQ GPIO_FN_IRQ28_123
  1008. # define GPIO_TSC_PORT GPIO_PORT123
  1009. #else /* WVGA */
  1010. # define GPIO_TSC_IRQ GPIO_FN_IRQ7_40
  1011. # define GPIO_TSC_PORT GPIO_PORT40
  1012. #endif
  1013. #define IRQ28 evt2irq(0x3380) /* IRQ28A */
  1014. #define IRQ7 evt2irq(0x02e0) /* IRQ7A */
  1015. static int ts_get_pendown_state(void)
  1016. {
  1017. int val;
  1018. gpio_free(GPIO_TSC_IRQ);
  1019. gpio_request(GPIO_TSC_PORT, NULL);
  1020. gpio_direction_input(GPIO_TSC_PORT);
  1021. val = gpio_get_value(GPIO_TSC_PORT);
  1022. gpio_request(GPIO_TSC_IRQ, NULL);
  1023. return !val;
  1024. }
  1025. static int ts_init(void)
  1026. {
  1027. gpio_request(GPIO_TSC_IRQ, NULL);
  1028. return 0;
  1029. }
  1030. static struct tsc2007_platform_data tsc2007_info = {
  1031. .model = 2007,
  1032. .x_plate_ohms = 180,
  1033. .get_pendown_state = ts_get_pendown_state,
  1034. .init_platform_hw = ts_init,
  1035. };
  1036. static struct i2c_board_info tsc_device = {
  1037. I2C_BOARD_INFO("tsc2007", 0x48),
  1038. .type = "tsc2007",
  1039. .platform_data = &tsc2007_info,
  1040. /*.irq is selected on ap4evb_init */
  1041. };
  1042. /* I2C */
  1043. static struct i2c_board_info i2c0_devices[] = {
  1044. {
  1045. I2C_BOARD_INFO("ak4643", 0x13),
  1046. },
  1047. };
  1048. static struct i2c_board_info i2c1_devices[] = {
  1049. {
  1050. I2C_BOARD_INFO("r2025sd", 0x32),
  1051. },
  1052. };
  1053. static struct map_desc ap4evb_io_desc[] __initdata = {
  1054. /* create a 1:1 entity map for 0xe6xxxxxx
  1055. * used by CPGA, INTC and PFC.
  1056. */
  1057. {
  1058. .virtual = 0xe6000000,
  1059. .pfn = __phys_to_pfn(0xe6000000),
  1060. .length = 256 << 20,
  1061. .type = MT_DEVICE_NONSHARED
  1062. },
  1063. };
  1064. static void __init ap4evb_map_io(void)
  1065. {
  1066. iotable_init(ap4evb_io_desc, ARRAY_SIZE(ap4evb_io_desc));
  1067. /* setup early devices and console here as well */
  1068. sh7372_add_early_devices();
  1069. shmobile_setup_console();
  1070. }
  1071. #define GPIO_PORT9CR 0xE6051009
  1072. #define GPIO_PORT10CR 0xE605100A
  1073. #define USCCR1 0xE6058144
  1074. static void __init ap4evb_init(void)
  1075. {
  1076. u32 srcr4;
  1077. struct clk *clk;
  1078. sh7372_pinmux_init();
  1079. /* enable SCIFA0 */
  1080. gpio_request(GPIO_FN_SCIFA0_TXD, NULL);
  1081. gpio_request(GPIO_FN_SCIFA0_RXD, NULL);
  1082. /* enable SMSC911X */
  1083. gpio_request(GPIO_FN_CS5A, NULL);
  1084. gpio_request(GPIO_FN_IRQ6_39, NULL);
  1085. /* enable Debug switch (S6) */
  1086. gpio_request(GPIO_PORT32, NULL);
  1087. gpio_request(GPIO_PORT33, NULL);
  1088. gpio_request(GPIO_PORT34, NULL);
  1089. gpio_request(GPIO_PORT35, NULL);
  1090. gpio_direction_input(GPIO_PORT32);
  1091. gpio_direction_input(GPIO_PORT33);
  1092. gpio_direction_input(GPIO_PORT34);
  1093. gpio_direction_input(GPIO_PORT35);
  1094. gpio_export(GPIO_PORT32, 0);
  1095. gpio_export(GPIO_PORT33, 0);
  1096. gpio_export(GPIO_PORT34, 0);
  1097. gpio_export(GPIO_PORT35, 0);
  1098. /* SDHI0 */
  1099. gpio_request(GPIO_FN_SDHICD0, NULL);
  1100. gpio_request(GPIO_FN_SDHIWP0, NULL);
  1101. gpio_request(GPIO_FN_SDHICMD0, NULL);
  1102. gpio_request(GPIO_FN_SDHICLK0, NULL);
  1103. gpio_request(GPIO_FN_SDHID0_3, NULL);
  1104. gpio_request(GPIO_FN_SDHID0_2, NULL);
  1105. gpio_request(GPIO_FN_SDHID0_1, NULL);
  1106. gpio_request(GPIO_FN_SDHID0_0, NULL);
  1107. /* SDHI1 */
  1108. gpio_request(GPIO_FN_SDHICMD1, NULL);
  1109. gpio_request(GPIO_FN_SDHICLK1, NULL);
  1110. gpio_request(GPIO_FN_SDHID1_3, NULL);
  1111. gpio_request(GPIO_FN_SDHID1_2, NULL);
  1112. gpio_request(GPIO_FN_SDHID1_1, NULL);
  1113. gpio_request(GPIO_FN_SDHID1_0, NULL);
  1114. /* MMCIF */
  1115. gpio_request(GPIO_FN_MMCD0_0, NULL);
  1116. gpio_request(GPIO_FN_MMCD0_1, NULL);
  1117. gpio_request(GPIO_FN_MMCD0_2, NULL);
  1118. gpio_request(GPIO_FN_MMCD0_3, NULL);
  1119. gpio_request(GPIO_FN_MMCD0_4, NULL);
  1120. gpio_request(GPIO_FN_MMCD0_5, NULL);
  1121. gpio_request(GPIO_FN_MMCD0_6, NULL);
  1122. gpio_request(GPIO_FN_MMCD0_7, NULL);
  1123. gpio_request(GPIO_FN_MMCCMD0, NULL);
  1124. gpio_request(GPIO_FN_MMCCLK0, NULL);
  1125. /* USB enable */
  1126. gpio_request(GPIO_FN_VBUS0_1, NULL);
  1127. gpio_request(GPIO_FN_IDIN_1_18, NULL);
  1128. gpio_request(GPIO_FN_PWEN_1_115, NULL);
  1129. gpio_request(GPIO_FN_OVCN_1_114, NULL);
  1130. gpio_request(GPIO_FN_EXTLP_1, NULL);
  1131. gpio_request(GPIO_FN_OVCN2_1, NULL);
  1132. /* setup USB phy */
  1133. __raw_writew(0x8a0a, 0xE6058130); /* USBCR4 */
  1134. /* enable FSI2 port A (ak4643) */
  1135. gpio_request(GPIO_FN_FSIAIBT, NULL);
  1136. gpio_request(GPIO_FN_FSIAILR, NULL);
  1137. gpio_request(GPIO_FN_FSIAISLD, NULL);
  1138. gpio_request(GPIO_FN_FSIAOSLD, NULL);
  1139. gpio_request(GPIO_PORT161, NULL);
  1140. gpio_direction_output(GPIO_PORT161, 0); /* slave */
  1141. gpio_request(GPIO_PORT9, NULL);
  1142. gpio_request(GPIO_PORT10, NULL);
  1143. gpio_no_direction(GPIO_PORT9CR); /* FSIAOBT needs no direction */
  1144. gpio_no_direction(GPIO_PORT10CR); /* FSIAOLR needs no direction */
  1145. /* card detect pin for MMC slot (CN7) */
  1146. gpio_request(GPIO_PORT41, NULL);
  1147. gpio_direction_input(GPIO_PORT41);
  1148. /* setup FSI2 port B (HDMI) */
  1149. gpio_request(GPIO_FN_FSIBCK, NULL);
  1150. __raw_writew(__raw_readw(USCCR1) & ~(1 << 6), USCCR1); /* use SPDIF */
  1151. /* set SPU2 clock to 119.6 MHz */
  1152. clk = clk_get(NULL, "spu_clk");
  1153. if (!IS_ERR(clk)) {
  1154. clk_set_rate(clk, clk_round_rate(clk, 119600000));
  1155. clk_put(clk);
  1156. }
  1157. /*
  1158. * set irq priority, to avoid sound chopping
  1159. * when NFS rootfs is used
  1160. * FSI(3) > SMSC911X(2)
  1161. */
  1162. intc_set_priority(IRQ_FSI, 3);
  1163. i2c_register_board_info(0, i2c0_devices,
  1164. ARRAY_SIZE(i2c0_devices));
  1165. i2c_register_board_info(1, i2c1_devices,
  1166. ARRAY_SIZE(i2c1_devices));
  1167. #ifdef CONFIG_AP4EVB_QHD
  1168. /*
  1169. * For QHD Panel (MIPI-DSI, CONFIG_AP4EVB_QHD=y) and
  1170. * IRQ28 for Touch Panel, set dip switches S3, S43 as OFF, ON.
  1171. */
  1172. /* enable KEYSC */
  1173. gpio_request(GPIO_FN_KEYOUT0, NULL);
  1174. gpio_request(GPIO_FN_KEYOUT1, NULL);
  1175. gpio_request(GPIO_FN_KEYOUT2, NULL);
  1176. gpio_request(GPIO_FN_KEYOUT3, NULL);
  1177. gpio_request(GPIO_FN_KEYOUT4, NULL);
  1178. gpio_request(GPIO_FN_KEYIN0_136, NULL);
  1179. gpio_request(GPIO_FN_KEYIN1_135, NULL);
  1180. gpio_request(GPIO_FN_KEYIN2_134, NULL);
  1181. gpio_request(GPIO_FN_KEYIN3_133, NULL);
  1182. gpio_request(GPIO_FN_KEYIN4, NULL);
  1183. /* enable TouchScreen */
  1184. irq_set_irq_type(IRQ28, IRQ_TYPE_LEVEL_LOW);
  1185. tsc_device.irq = IRQ28;
  1186. i2c_register_board_info(1, &tsc_device, 1);
  1187. /* LCDC0 */
  1188. lcdc_info.clock_source = LCDC_CLK_PERIPHERAL;
  1189. lcdc_info.ch[0].interface_type = RGB24;
  1190. lcdc_info.ch[0].clock_divider = 1;
  1191. lcdc_info.ch[0].flags = LCDC_FLAGS_DWPOL;
  1192. lcdc_info.ch[0].panel_cfg.width = 44;
  1193. lcdc_info.ch[0].panel_cfg.height = 79;
  1194. platform_add_devices(qhd_devices, ARRAY_SIZE(qhd_devices));
  1195. #else
  1196. /*
  1197. * For WVGA Panel (18-bit RGB, CONFIG_AP4EVB_WVGA=y) and
  1198. * IRQ7 for Touch Panel, set dip switches S3, S43 to ON, OFF.
  1199. */
  1200. gpio_request(GPIO_FN_LCDD17, NULL);
  1201. gpio_request(GPIO_FN_LCDD16, NULL);
  1202. gpio_request(GPIO_FN_LCDD15, NULL);
  1203. gpio_request(GPIO_FN_LCDD14, NULL);
  1204. gpio_request(GPIO_FN_LCDD13, NULL);
  1205. gpio_request(GPIO_FN_LCDD12, NULL);
  1206. gpio_request(GPIO_FN_LCDD11, NULL);
  1207. gpio_request(GPIO_FN_LCDD10, NULL);
  1208. gpio_request(GPIO_FN_LCDD9, NULL);
  1209. gpio_request(GPIO_FN_LCDD8, NULL);
  1210. gpio_request(GPIO_FN_LCDD7, NULL);
  1211. gpio_request(GPIO_FN_LCDD6, NULL);
  1212. gpio_request(GPIO_FN_LCDD5, NULL);
  1213. gpio_request(GPIO_FN_LCDD4, NULL);
  1214. gpio_request(GPIO_FN_LCDD3, NULL);
  1215. gpio_request(GPIO_FN_LCDD2, NULL);
  1216. gpio_request(GPIO_FN_LCDD1, NULL);
  1217. gpio_request(GPIO_FN_LCDD0, NULL);
  1218. gpio_request(GPIO_FN_LCDDISP, NULL);
  1219. gpio_request(GPIO_FN_LCDDCK, NULL);
  1220. gpio_request(GPIO_PORT189, NULL); /* backlight */
  1221. gpio_direction_output(GPIO_PORT189, 1);
  1222. gpio_request(GPIO_PORT151, NULL); /* LCDDON */
  1223. gpio_direction_output(GPIO_PORT151, 1);
  1224. lcdc_info.clock_source = LCDC_CLK_BUS;
  1225. lcdc_info.ch[0].interface_type = RGB18;
  1226. lcdc_info.ch[0].clock_divider = 3;
  1227. lcdc_info.ch[0].flags = 0;
  1228. lcdc_info.ch[0].panel_cfg.width = 152;
  1229. lcdc_info.ch[0].panel_cfg.height = 91;
  1230. /* enable TouchScreen */
  1231. irq_set_irq_type(IRQ7, IRQ_TYPE_LEVEL_LOW);
  1232. tsc_device.irq = IRQ7;
  1233. i2c_register_board_info(0, &tsc_device, 1);
  1234. #endif /* CONFIG_AP4EVB_QHD */
  1235. /* CEU */
  1236. /*
  1237. * TODO: reserve memory for V4L2 DMA buffers, when a suitable API
  1238. * becomes available
  1239. */
  1240. /* MIPI-CSI stuff */
  1241. gpio_request(GPIO_FN_VIO_CKO, NULL);
  1242. clk = clk_get(NULL, "vck1_clk");
  1243. if (!IS_ERR(clk)) {
  1244. clk_set_rate(clk, clk_round_rate(clk, 13000000));
  1245. clk_enable(clk);
  1246. clk_put(clk);
  1247. }
  1248. sh7372_add_standard_devices();
  1249. /* HDMI */
  1250. gpio_request(GPIO_FN_HDMI_HPD, NULL);
  1251. gpio_request(GPIO_FN_HDMI_CEC, NULL);
  1252. /* Reset HDMI, must be held at least one EXTALR (32768Hz) period */
  1253. #define SRCR4 0xe61580bc
  1254. srcr4 = __raw_readl(SRCR4);
  1255. __raw_writel(srcr4 | (1 << 13), SRCR4);
  1256. udelay(50);
  1257. __raw_writel(srcr4 & ~(1 << 13), SRCR4);
  1258. platform_add_devices(ap4evb_devices, ARRAY_SIZE(ap4evb_devices));
  1259. sh7372_add_device_to_domain(&sh7372_a4lc, &lcdc1_device);
  1260. sh7372_add_device_to_domain(&sh7372_a4lc, &lcdc_device);
  1261. sh7372_add_device_to_domain(&sh7372_a4mp, &fsi_device);
  1262. sh7372_add_device_to_domain(&sh7372_a3sp, &sh_mmcif_device);
  1263. sh7372_add_device_to_domain(&sh7372_a3sp, &sdhi0_device);
  1264. sh7372_add_device_to_domain(&sh7372_a3sp, &sdhi1_device);
  1265. sh7372_add_device_to_domain(&sh7372_a4r, &ceu_device);
  1266. hdmi_init_pm_clock();
  1267. fsi_init_pm_clock();
  1268. sh7372_pm_init();
  1269. pm_clk_add(&fsi_device.dev, "spu2");
  1270. pm_clk_add(&lcdc1_device.dev, "hdmi");
  1271. }
  1272. static void __init ap4evb_timer_init(void)
  1273. {
  1274. sh7372_clock_init();
  1275. shmobile_timer.init();
  1276. /* External clock source */
  1277. clk_set_rate(&sh7372_dv_clki_clk, 27000000);
  1278. }
  1279. static struct sys_timer ap4evb_timer = {
  1280. .init = ap4evb_timer_init,
  1281. };
  1282. MACHINE_START(AP4EVB, "ap4evb")
  1283. .map_io = ap4evb_map_io,
  1284. .init_irq = sh7372_init_irq,
  1285. .handle_irq = shmobile_handle_irq_intc,
  1286. .init_machine = ap4evb_init,
  1287. .timer = &ap4evb_timer,
  1288. MACHINE_END