mach-smdk6410.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710
  1. /* linux/arch/arm/mach-s3c64xx/mach-smdk6410.c
  2. *
  3. * Copyright 2008 Openmoko, Inc.
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/types.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/list.h>
  17. #include <linux/timer.h>
  18. #include <linux/init.h>
  19. #include <linux/input.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/io.h>
  23. #include <linux/i2c.h>
  24. #include <linux/leds.h>
  25. #include <linux/fb.h>
  26. #include <linux/gpio.h>
  27. #include <linux/delay.h>
  28. #include <linux/smsc911x.h>
  29. #include <linux/regulator/fixed.h>
  30. #include <linux/regulator/machine.h>
  31. #include <linux/pwm_backlight.h>
  32. #ifdef CONFIG_SMDK6410_WM1190_EV1
  33. #include <linux/mfd/wm8350/core.h>
  34. #include <linux/mfd/wm8350/pmic.h>
  35. #endif
  36. #ifdef CONFIG_SMDK6410_WM1192_EV1
  37. #include <linux/mfd/wm831x/core.h>
  38. #include <linux/mfd/wm831x/pdata.h>
  39. #endif
  40. #include <video/platform_lcd.h>
  41. #include <asm/hardware/vic.h>
  42. #include <asm/mach/arch.h>
  43. #include <asm/mach/map.h>
  44. #include <asm/mach/irq.h>
  45. #include <mach/hardware.h>
  46. #include <mach/map.h>
  47. #include <asm/irq.h>
  48. #include <asm/mach-types.h>
  49. #include <plat/regs-serial.h>
  50. #include <mach/regs-modem.h>
  51. #include <mach/regs-gpio.h>
  52. #include <mach/regs-sys.h>
  53. #include <mach/regs-srom.h>
  54. #include <plat/ata.h>
  55. #include <plat/iic.h>
  56. #include <plat/fb.h>
  57. #include <plat/gpio-cfg.h>
  58. #include <plat/clock.h>
  59. #include <plat/devs.h>
  60. #include <plat/cpu.h>
  61. #include <plat/adc.h>
  62. #include <plat/ts.h>
  63. #include <plat/keypad.h>
  64. #include <plat/backlight.h>
  65. #include <plat/regs-fb-v4.h>
  66. #include "common.h"
  67. #define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
  68. #define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
  69. #define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
  70. static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
  71. [0] = {
  72. .hwport = 0,
  73. .flags = 0,
  74. .ucon = UCON,
  75. .ulcon = ULCON,
  76. .ufcon = UFCON,
  77. },
  78. [1] = {
  79. .hwport = 1,
  80. .flags = 0,
  81. .ucon = UCON,
  82. .ulcon = ULCON,
  83. .ufcon = UFCON,
  84. },
  85. [2] = {
  86. .hwport = 2,
  87. .flags = 0,
  88. .ucon = UCON,
  89. .ulcon = ULCON,
  90. .ufcon = UFCON,
  91. },
  92. [3] = {
  93. .hwport = 3,
  94. .flags = 0,
  95. .ucon = UCON,
  96. .ulcon = ULCON,
  97. .ufcon = UFCON,
  98. },
  99. };
  100. /* framebuffer and LCD setup. */
  101. /* GPF15 = LCD backlight control
  102. * GPF13 => Panel power
  103. * GPN5 = LCD nRESET signal
  104. * PWM_TOUT1 => backlight brightness
  105. */
  106. static void smdk6410_lcd_power_set(struct plat_lcd_data *pd,
  107. unsigned int power)
  108. {
  109. if (power) {
  110. gpio_direction_output(S3C64XX_GPF(13), 1);
  111. /* fire nRESET on power up */
  112. gpio_direction_output(S3C64XX_GPN(5), 0);
  113. msleep(10);
  114. gpio_direction_output(S3C64XX_GPN(5), 1);
  115. msleep(1);
  116. } else {
  117. gpio_direction_output(S3C64XX_GPF(13), 0);
  118. }
  119. }
  120. static struct plat_lcd_data smdk6410_lcd_power_data = {
  121. .set_power = smdk6410_lcd_power_set,
  122. };
  123. static struct platform_device smdk6410_lcd_powerdev = {
  124. .name = "platform-lcd",
  125. .dev.parent = &s3c_device_fb.dev,
  126. .dev.platform_data = &smdk6410_lcd_power_data,
  127. };
  128. static struct s3c_fb_pd_win smdk6410_fb_win0 = {
  129. /* this is to ensure we use win0 */
  130. .win_mode = {
  131. .left_margin = 8,
  132. .right_margin = 13,
  133. .upper_margin = 7,
  134. .lower_margin = 5,
  135. .hsync_len = 3,
  136. .vsync_len = 1,
  137. .xres = 800,
  138. .yres = 480,
  139. },
  140. .max_bpp = 32,
  141. .default_bpp = 16,
  142. .virtual_y = 480 * 2,
  143. .virtual_x = 800,
  144. };
  145. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  146. static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = {
  147. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  148. .win[0] = &smdk6410_fb_win0,
  149. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  150. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  151. };
  152. /*
  153. * Configuring Ethernet on SMDK6410
  154. *
  155. * Both CS8900A and LAN9115 chips share one chip select mediated by CFG6.
  156. * The constant address below corresponds to nCS1
  157. *
  158. * 1) Set CFGB2 p3 ON others off, no other CFGB selects "ethernet"
  159. * 2) CFG6 needs to be switched to "LAN9115" side
  160. */
  161. static struct resource smdk6410_smsc911x_resources[] = {
  162. [0] = {
  163. .start = S3C64XX_PA_XM0CSN1,
  164. .end = S3C64XX_PA_XM0CSN1 + SZ_64K - 1,
  165. .flags = IORESOURCE_MEM,
  166. },
  167. [1] = {
  168. .start = S3C_EINT(10),
  169. .end = S3C_EINT(10),
  170. .flags = IORESOURCE_IRQ | IRQ_TYPE_LEVEL_LOW,
  171. },
  172. };
  173. static struct smsc911x_platform_config smdk6410_smsc911x_pdata = {
  174. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  175. .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
  176. .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
  177. .phy_interface = PHY_INTERFACE_MODE_MII,
  178. };
  179. static struct platform_device smdk6410_smsc911x = {
  180. .name = "smsc911x",
  181. .id = -1,
  182. .num_resources = ARRAY_SIZE(smdk6410_smsc911x_resources),
  183. .resource = &smdk6410_smsc911x_resources[0],
  184. .dev = {
  185. .platform_data = &smdk6410_smsc911x_pdata,
  186. },
  187. };
  188. #ifdef CONFIG_REGULATOR
  189. static struct regulator_consumer_supply smdk6410_b_pwr_5v_consumers[] __initdata = {
  190. REGULATOR_SUPPLY("PVDD", "0-001b"),
  191. REGULATOR_SUPPLY("AVDD", "0-001b"),
  192. };
  193. static struct regulator_init_data smdk6410_b_pwr_5v_data = {
  194. .constraints = {
  195. .always_on = 1,
  196. },
  197. .num_consumer_supplies = ARRAY_SIZE(smdk6410_b_pwr_5v_consumers),
  198. .consumer_supplies = smdk6410_b_pwr_5v_consumers,
  199. };
  200. static struct fixed_voltage_config smdk6410_b_pwr_5v_pdata = {
  201. .supply_name = "B_PWR_5V",
  202. .microvolts = 5000000,
  203. .init_data = &smdk6410_b_pwr_5v_data,
  204. .gpio = -EINVAL,
  205. };
  206. static struct platform_device smdk6410_b_pwr_5v = {
  207. .name = "reg-fixed-voltage",
  208. .id = -1,
  209. .dev = {
  210. .platform_data = &smdk6410_b_pwr_5v_pdata,
  211. },
  212. };
  213. #endif
  214. static struct s3c_ide_platdata smdk6410_ide_pdata __initdata = {
  215. .setup_gpio = s3c64xx_ide_setup_gpio,
  216. };
  217. static uint32_t smdk6410_keymap[] __initdata = {
  218. /* KEY(row, col, keycode) */
  219. KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
  220. KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
  221. KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
  222. KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
  223. };
  224. static struct matrix_keymap_data smdk6410_keymap_data __initdata = {
  225. .keymap = smdk6410_keymap,
  226. .keymap_size = ARRAY_SIZE(smdk6410_keymap),
  227. };
  228. static struct samsung_keypad_platdata smdk6410_keypad_data __initdata = {
  229. .keymap_data = &smdk6410_keymap_data,
  230. .rows = 2,
  231. .cols = 8,
  232. };
  233. static struct map_desc smdk6410_iodesc[] = {};
  234. static struct platform_device *smdk6410_devices[] __initdata = {
  235. #ifdef CONFIG_SMDK6410_SD_CH0
  236. &s3c_device_hsmmc0,
  237. #endif
  238. #ifdef CONFIG_SMDK6410_SD_CH1
  239. &s3c_device_hsmmc1,
  240. #endif
  241. &s3c_device_i2c0,
  242. &s3c_device_i2c1,
  243. &s3c_device_fb,
  244. &s3c_device_ohci,
  245. &s3c_device_usb_hsotg,
  246. &samsung_asoc_dma,
  247. &s3c64xx_device_iisv4,
  248. &samsung_device_keypad,
  249. #ifdef CONFIG_REGULATOR
  250. &smdk6410_b_pwr_5v,
  251. #endif
  252. &smdk6410_lcd_powerdev,
  253. &smdk6410_smsc911x,
  254. &s3c_device_adc,
  255. &s3c_device_cfcon,
  256. &s3c_device_rtc,
  257. &s3c_device_ts,
  258. &s3c_device_wdt,
  259. };
  260. #ifdef CONFIG_REGULATOR
  261. /* ARM core */
  262. static struct regulator_consumer_supply smdk6410_vddarm_consumers[] = {
  263. REGULATOR_SUPPLY("vddarm", NULL),
  264. };
  265. /* VDDARM, BUCK1 on J5 */
  266. static struct regulator_init_data smdk6410_vddarm = {
  267. .constraints = {
  268. .name = "PVDD_ARM",
  269. .min_uV = 1000000,
  270. .max_uV = 1300000,
  271. .always_on = 1,
  272. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  273. },
  274. .num_consumer_supplies = ARRAY_SIZE(smdk6410_vddarm_consumers),
  275. .consumer_supplies = smdk6410_vddarm_consumers,
  276. };
  277. /* VDD_INT, BUCK2 on J5 */
  278. static struct regulator_init_data smdk6410_vddint = {
  279. .constraints = {
  280. .name = "PVDD_INT",
  281. .min_uV = 1000000,
  282. .max_uV = 1200000,
  283. .always_on = 1,
  284. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  285. },
  286. };
  287. /* VDD_HI, LDO3 on J5 */
  288. static struct regulator_init_data smdk6410_vddhi = {
  289. .constraints = {
  290. .name = "PVDD_HI",
  291. .always_on = 1,
  292. },
  293. };
  294. /* VDD_PLL, LDO2 on J5 */
  295. static struct regulator_init_data smdk6410_vddpll = {
  296. .constraints = {
  297. .name = "PVDD_PLL",
  298. .always_on = 1,
  299. },
  300. };
  301. /* VDD_UH_MMC, LDO5 on J5 */
  302. static struct regulator_init_data smdk6410_vdduh_mmc = {
  303. .constraints = {
  304. .name = "PVDD_UH+PVDD_MMC",
  305. .always_on = 1,
  306. },
  307. };
  308. /* VCCM3BT, LDO8 on J5 */
  309. static struct regulator_init_data smdk6410_vccmc3bt = {
  310. .constraints = {
  311. .name = "PVCCM3BT",
  312. .always_on = 1,
  313. },
  314. };
  315. /* VCCM2MTV, LDO11 on J5 */
  316. static struct regulator_init_data smdk6410_vccm2mtv = {
  317. .constraints = {
  318. .name = "PVCCM2MTV",
  319. .always_on = 1,
  320. },
  321. };
  322. /* VDD_LCD, LDO12 on J5 */
  323. static struct regulator_init_data smdk6410_vddlcd = {
  324. .constraints = {
  325. .name = "PVDD_LCD",
  326. .always_on = 1,
  327. },
  328. };
  329. /* VDD_OTGI, LDO9 on J5 */
  330. static struct regulator_init_data smdk6410_vddotgi = {
  331. .constraints = {
  332. .name = "PVDD_OTGI",
  333. .always_on = 1,
  334. },
  335. };
  336. /* VDD_OTG, LDO14 on J5 */
  337. static struct regulator_init_data smdk6410_vddotg = {
  338. .constraints = {
  339. .name = "PVDD_OTG",
  340. .always_on = 1,
  341. },
  342. };
  343. /* VDD_ALIVE, LDO15 on J5 */
  344. static struct regulator_init_data smdk6410_vddalive = {
  345. .constraints = {
  346. .name = "PVDD_ALIVE",
  347. .always_on = 1,
  348. },
  349. };
  350. /* VDD_AUDIO, VLDO_AUDIO on J5 */
  351. static struct regulator_init_data smdk6410_vddaudio = {
  352. .constraints = {
  353. .name = "PVDD_AUDIO",
  354. .always_on = 1,
  355. },
  356. };
  357. #endif
  358. #ifdef CONFIG_SMDK6410_WM1190_EV1
  359. /* S3C64xx internal logic & PLL */
  360. static struct regulator_init_data wm8350_dcdc1_data = {
  361. .constraints = {
  362. .name = "PVDD_INT+PVDD_PLL",
  363. .min_uV = 1200000,
  364. .max_uV = 1200000,
  365. .always_on = 1,
  366. .apply_uV = 1,
  367. },
  368. };
  369. /* Memory */
  370. static struct regulator_init_data wm8350_dcdc3_data = {
  371. .constraints = {
  372. .name = "PVDD_MEM",
  373. .min_uV = 1800000,
  374. .max_uV = 1800000,
  375. .always_on = 1,
  376. .state_mem = {
  377. .uV = 1800000,
  378. .mode = REGULATOR_MODE_NORMAL,
  379. .enabled = 1,
  380. },
  381. .initial_state = PM_SUSPEND_MEM,
  382. },
  383. };
  384. /* USB, EXT, PCM, ADC/DAC, USB, MMC */
  385. static struct regulator_consumer_supply wm8350_dcdc4_consumers[] = {
  386. REGULATOR_SUPPLY("DVDD", "0-001b"),
  387. };
  388. static struct regulator_init_data wm8350_dcdc4_data = {
  389. .constraints = {
  390. .name = "PVDD_HI+PVDD_EXT+PVDD_SYS+PVCCM2MTV",
  391. .min_uV = 3000000,
  392. .max_uV = 3000000,
  393. .always_on = 1,
  394. },
  395. .num_consumer_supplies = ARRAY_SIZE(wm8350_dcdc4_consumers),
  396. .consumer_supplies = wm8350_dcdc4_consumers,
  397. };
  398. /* OTGi/1190-EV1 HPVDD & AVDD */
  399. static struct regulator_init_data wm8350_ldo4_data = {
  400. .constraints = {
  401. .name = "PVDD_OTGI+HPVDD+AVDD",
  402. .min_uV = 1200000,
  403. .max_uV = 1200000,
  404. .apply_uV = 1,
  405. .always_on = 1,
  406. },
  407. };
  408. static struct {
  409. int regulator;
  410. struct regulator_init_data *initdata;
  411. } wm1190_regulators[] = {
  412. { WM8350_DCDC_1, &wm8350_dcdc1_data },
  413. { WM8350_DCDC_3, &wm8350_dcdc3_data },
  414. { WM8350_DCDC_4, &wm8350_dcdc4_data },
  415. { WM8350_DCDC_6, &smdk6410_vddarm },
  416. { WM8350_LDO_1, &smdk6410_vddalive },
  417. { WM8350_LDO_2, &smdk6410_vddotg },
  418. { WM8350_LDO_3, &smdk6410_vddlcd },
  419. { WM8350_LDO_4, &wm8350_ldo4_data },
  420. };
  421. static int __init smdk6410_wm8350_init(struct wm8350 *wm8350)
  422. {
  423. int i;
  424. /* Configure the IRQ line */
  425. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  426. /* Instantiate the regulators */
  427. for (i = 0; i < ARRAY_SIZE(wm1190_regulators); i++)
  428. wm8350_register_regulator(wm8350,
  429. wm1190_regulators[i].regulator,
  430. wm1190_regulators[i].initdata);
  431. return 0;
  432. }
  433. static struct wm8350_platform_data __initdata smdk6410_wm8350_pdata = {
  434. .init = smdk6410_wm8350_init,
  435. .irq_high = 1,
  436. .irq_base = IRQ_BOARD_START,
  437. };
  438. #endif
  439. #ifdef CONFIG_SMDK6410_WM1192_EV1
  440. static struct gpio_led wm1192_pmic_leds[] = {
  441. {
  442. .name = "PMIC:red:power",
  443. .gpio = GPIO_BOARD_START + 3,
  444. .default_state = LEDS_GPIO_DEFSTATE_ON,
  445. },
  446. };
  447. static struct gpio_led_platform_data wm1192_pmic_led = {
  448. .num_leds = ARRAY_SIZE(wm1192_pmic_leds),
  449. .leds = wm1192_pmic_leds,
  450. };
  451. static struct platform_device wm1192_pmic_led_dev = {
  452. .name = "leds-gpio",
  453. .id = -1,
  454. .dev = {
  455. .platform_data = &wm1192_pmic_led,
  456. },
  457. };
  458. static int wm1192_pre_init(struct wm831x *wm831x)
  459. {
  460. int ret;
  461. /* Configure the IRQ line */
  462. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  463. ret = platform_device_register(&wm1192_pmic_led_dev);
  464. if (ret != 0)
  465. dev_err(wm831x->dev, "Failed to add PMIC LED: %d\n", ret);
  466. return 0;
  467. }
  468. static struct wm831x_backlight_pdata wm1192_backlight_pdata = {
  469. .isink = 1,
  470. .max_uA = 27554,
  471. };
  472. static struct regulator_init_data wm1192_dcdc3 = {
  473. .constraints = {
  474. .name = "PVDD_MEM+PVDD_GPS",
  475. .always_on = 1,
  476. },
  477. };
  478. static struct regulator_consumer_supply wm1192_ldo1_consumers[] = {
  479. REGULATOR_SUPPLY("DVDD", "0-001b"), /* WM8580 */
  480. };
  481. static struct regulator_init_data wm1192_ldo1 = {
  482. .constraints = {
  483. .name = "PVDD_LCD+PVDD_EXT",
  484. .always_on = 1,
  485. },
  486. .consumer_supplies = wm1192_ldo1_consumers,
  487. .num_consumer_supplies = ARRAY_SIZE(wm1192_ldo1_consumers),
  488. };
  489. static struct wm831x_status_pdata wm1192_led7_pdata = {
  490. .name = "LED7:green:",
  491. };
  492. static struct wm831x_status_pdata wm1192_led8_pdata = {
  493. .name = "LED8:green:",
  494. };
  495. static struct wm831x_pdata smdk6410_wm1192_pdata = {
  496. .pre_init = wm1192_pre_init,
  497. .irq_base = IRQ_BOARD_START,
  498. .backlight = &wm1192_backlight_pdata,
  499. .dcdc = {
  500. &smdk6410_vddarm, /* DCDC1 */
  501. &smdk6410_vddint, /* DCDC2 */
  502. &wm1192_dcdc3,
  503. },
  504. .gpio_base = GPIO_BOARD_START,
  505. .ldo = {
  506. &wm1192_ldo1, /* LDO1 */
  507. &smdk6410_vdduh_mmc, /* LDO2 */
  508. NULL, /* LDO3 NC */
  509. &smdk6410_vddotgi, /* LDO4 */
  510. &smdk6410_vddotg, /* LDO5 */
  511. &smdk6410_vddhi, /* LDO6 */
  512. &smdk6410_vddaudio, /* LDO7 */
  513. &smdk6410_vccm2mtv, /* LDO8 */
  514. &smdk6410_vddpll, /* LDO9 */
  515. &smdk6410_vccmc3bt, /* LDO10 */
  516. &smdk6410_vddalive, /* LDO11 */
  517. },
  518. .status = {
  519. &wm1192_led7_pdata,
  520. &wm1192_led8_pdata,
  521. },
  522. };
  523. #endif
  524. static struct i2c_board_info i2c_devs0[] __initdata = {
  525. { I2C_BOARD_INFO("24c08", 0x50), },
  526. { I2C_BOARD_INFO("wm8580", 0x1b), },
  527. #ifdef CONFIG_SMDK6410_WM1192_EV1
  528. { I2C_BOARD_INFO("wm8312", 0x34),
  529. .platform_data = &smdk6410_wm1192_pdata,
  530. .irq = S3C_EINT(12),
  531. },
  532. #endif
  533. #ifdef CONFIG_SMDK6410_WM1190_EV1
  534. { I2C_BOARD_INFO("wm8350", 0x1a),
  535. .platform_data = &smdk6410_wm8350_pdata,
  536. .irq = S3C_EINT(12),
  537. },
  538. #endif
  539. };
  540. static struct i2c_board_info i2c_devs1[] __initdata = {
  541. { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
  542. };
  543. /* LCD Backlight data */
  544. static struct samsung_bl_gpio_info smdk6410_bl_gpio_info = {
  545. .no = S3C64XX_GPF(15),
  546. .func = S3C_GPIO_SFN(2),
  547. };
  548. static struct platform_pwm_backlight_data smdk6410_bl_data = {
  549. .pwm_id = 1,
  550. };
  551. static void __init smdk6410_map_io(void)
  552. {
  553. u32 tmp;
  554. s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
  555. s3c24xx_init_clocks(12000000);
  556. s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
  557. /* set the LCD type */
  558. tmp = __raw_readl(S3C64XX_SPCON);
  559. tmp &= ~S3C64XX_SPCON_LCD_SEL_MASK;
  560. tmp |= S3C64XX_SPCON_LCD_SEL_RGB;
  561. __raw_writel(tmp, S3C64XX_SPCON);
  562. /* remove the lcd bypass */
  563. tmp = __raw_readl(S3C64XX_MODEM_MIFPCON);
  564. tmp &= ~MIFPCON_LCD_BYPASS;
  565. __raw_writel(tmp, S3C64XX_MODEM_MIFPCON);
  566. }
  567. static void __init smdk6410_machine_init(void)
  568. {
  569. u32 cs1;
  570. s3c_i2c0_set_platdata(NULL);
  571. s3c_i2c1_set_platdata(NULL);
  572. s3c_fb_set_platdata(&smdk6410_lcd_pdata);
  573. samsung_keypad_set_platdata(&smdk6410_keypad_data);
  574. s3c24xx_ts_set_platdata(NULL);
  575. /* configure nCS1 width to 16 bits */
  576. cs1 = __raw_readl(S3C64XX_SROM_BW) &
  577. ~(S3C64XX_SROM_BW__CS_MASK << S3C64XX_SROM_BW__NCS1__SHIFT);
  578. cs1 |= ((1 << S3C64XX_SROM_BW__DATAWIDTH__SHIFT) |
  579. (1 << S3C64XX_SROM_BW__WAITENABLE__SHIFT) |
  580. (1 << S3C64XX_SROM_BW__BYTEENABLE__SHIFT)) <<
  581. S3C64XX_SROM_BW__NCS1__SHIFT;
  582. __raw_writel(cs1, S3C64XX_SROM_BW);
  583. /* set timing for nCS1 suitable for ethernet chip */
  584. __raw_writel((0 << S3C64XX_SROM_BCX__PMC__SHIFT) |
  585. (6 << S3C64XX_SROM_BCX__TACP__SHIFT) |
  586. (4 << S3C64XX_SROM_BCX__TCAH__SHIFT) |
  587. (1 << S3C64XX_SROM_BCX__TCOH__SHIFT) |
  588. (0xe << S3C64XX_SROM_BCX__TACC__SHIFT) |
  589. (4 << S3C64XX_SROM_BCX__TCOS__SHIFT) |
  590. (0 << S3C64XX_SROM_BCX__TACS__SHIFT), S3C64XX_SROM_BC1);
  591. gpio_request(S3C64XX_GPN(5), "LCD power");
  592. gpio_request(S3C64XX_GPF(13), "LCD power");
  593. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  594. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  595. s3c_ide_set_platdata(&smdk6410_ide_pdata);
  596. samsung_bl_set(&smdk6410_bl_gpio_info, &smdk6410_bl_data);
  597. platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
  598. }
  599. MACHINE_START(SMDK6410, "SMDK6410")
  600. /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
  601. .atag_offset = 0x100,
  602. .init_irq = s3c6410_init_irq,
  603. .handle_irq = vic_handle_irq,
  604. .map_io = smdk6410_map_io,
  605. .init_machine = smdk6410_machine_init,
  606. .timer = &s3c24xx_timer,
  607. .restart = s3c64xx_restart,
  608. MACHINE_END