uartlite.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699
  1. /*
  2. * uartlite.c: Serial driver for Xilinx uartlite serial controller
  3. *
  4. * Copyright (C) 2006 Peter Korsgaard <jacmet@sunsite.dk>
  5. * Copyright (C) 2007 Secret Lab Technologies Ltd.
  6. *
  7. * This file is licensed under the terms of the GNU General Public License
  8. * version 2. This program is licensed "as is" without any warranty of any
  9. * kind, whether express or implied.
  10. */
  11. #include <linux/platform_device.h>
  12. #include <linux/module.h>
  13. #include <linux/console.h>
  14. #include <linux/serial.h>
  15. #include <linux/serial_core.h>
  16. #include <linux/tty.h>
  17. #include <linux/delay.h>
  18. #include <linux/interrupt.h>
  19. #include <asm/io.h>
  20. #if defined(CONFIG_OF)
  21. #include <linux/of_device.h>
  22. #include <linux/of_platform.h>
  23. #endif
  24. #define ULITE_NAME "ttyUL"
  25. #define ULITE_MAJOR 204
  26. #define ULITE_MINOR 187
  27. #define ULITE_NR_UARTS 4
  28. /* ---------------------------------------------------------------------
  29. * Register definitions
  30. *
  31. * For register details see datasheet:
  32. * http://www.xilinx.com/bvdocs/ipcenter/data_sheet/opb_uartlite.pdf
  33. */
  34. #define ULITE_RX 0x00
  35. #define ULITE_TX 0x04
  36. #define ULITE_STATUS 0x08
  37. #define ULITE_CONTROL 0x0c
  38. #define ULITE_REGION 16
  39. #define ULITE_STATUS_RXVALID 0x01
  40. #define ULITE_STATUS_RXFULL 0x02
  41. #define ULITE_STATUS_TXEMPTY 0x04
  42. #define ULITE_STATUS_TXFULL 0x08
  43. #define ULITE_STATUS_IE 0x10
  44. #define ULITE_STATUS_OVERRUN 0x20
  45. #define ULITE_STATUS_FRAME 0x40
  46. #define ULITE_STATUS_PARITY 0x80
  47. #define ULITE_CONTROL_RST_TX 0x01
  48. #define ULITE_CONTROL_RST_RX 0x02
  49. #define ULITE_CONTROL_IE 0x10
  50. static struct uart_port ulite_ports[ULITE_NR_UARTS];
  51. /* ---------------------------------------------------------------------
  52. * Core UART driver operations
  53. */
  54. static int ulite_receive(struct uart_port *port, int stat)
  55. {
  56. struct tty_struct *tty = port->info->tty;
  57. unsigned char ch = 0;
  58. char flag = TTY_NORMAL;
  59. if ((stat & (ULITE_STATUS_RXVALID | ULITE_STATUS_OVERRUN
  60. | ULITE_STATUS_FRAME)) == 0)
  61. return 0;
  62. /* stats */
  63. if (stat & ULITE_STATUS_RXVALID) {
  64. port->icount.rx++;
  65. ch = readb(port->membase + ULITE_RX);
  66. if (stat & ULITE_STATUS_PARITY)
  67. port->icount.parity++;
  68. }
  69. if (stat & ULITE_STATUS_OVERRUN)
  70. port->icount.overrun++;
  71. if (stat & ULITE_STATUS_FRAME)
  72. port->icount.frame++;
  73. /* drop byte with parity error if IGNPAR specificed */
  74. if (stat & port->ignore_status_mask & ULITE_STATUS_PARITY)
  75. stat &= ~ULITE_STATUS_RXVALID;
  76. stat &= port->read_status_mask;
  77. if (stat & ULITE_STATUS_PARITY)
  78. flag = TTY_PARITY;
  79. stat &= ~port->ignore_status_mask;
  80. if (stat & ULITE_STATUS_RXVALID)
  81. tty_insert_flip_char(tty, ch, flag);
  82. if (stat & ULITE_STATUS_FRAME)
  83. tty_insert_flip_char(tty, 0, TTY_FRAME);
  84. if (stat & ULITE_STATUS_OVERRUN)
  85. tty_insert_flip_char(tty, 0, TTY_OVERRUN);
  86. return 1;
  87. }
  88. static int ulite_transmit(struct uart_port *port, int stat)
  89. {
  90. struct circ_buf *xmit = &port->info->xmit;
  91. if (stat & ULITE_STATUS_TXFULL)
  92. return 0;
  93. if (port->x_char) {
  94. writeb(port->x_char, port->membase + ULITE_TX);
  95. port->x_char = 0;
  96. port->icount.tx++;
  97. return 1;
  98. }
  99. if (uart_circ_empty(xmit) || uart_tx_stopped(port))
  100. return 0;
  101. writeb(xmit->buf[xmit->tail], port->membase + ULITE_TX);
  102. xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE-1);
  103. port->icount.tx++;
  104. /* wake up */
  105. if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
  106. uart_write_wakeup(port);
  107. return 1;
  108. }
  109. static irqreturn_t ulite_isr(int irq, void *dev_id)
  110. {
  111. struct uart_port *port = (struct uart_port *)dev_id;
  112. int busy;
  113. do {
  114. int stat = readb(port->membase + ULITE_STATUS);
  115. busy = ulite_receive(port, stat);
  116. busy |= ulite_transmit(port, stat);
  117. } while (busy);
  118. tty_flip_buffer_push(port->info->tty);
  119. return IRQ_HANDLED;
  120. }
  121. static unsigned int ulite_tx_empty(struct uart_port *port)
  122. {
  123. unsigned long flags;
  124. unsigned int ret;
  125. spin_lock_irqsave(&port->lock, flags);
  126. ret = readb(port->membase + ULITE_STATUS);
  127. spin_unlock_irqrestore(&port->lock, flags);
  128. return ret & ULITE_STATUS_TXEMPTY ? TIOCSER_TEMT : 0;
  129. }
  130. static unsigned int ulite_get_mctrl(struct uart_port *port)
  131. {
  132. return TIOCM_CTS | TIOCM_DSR | TIOCM_CAR;
  133. }
  134. static void ulite_set_mctrl(struct uart_port *port, unsigned int mctrl)
  135. {
  136. /* N/A */
  137. }
  138. static void ulite_stop_tx(struct uart_port *port)
  139. {
  140. /* N/A */
  141. }
  142. static void ulite_start_tx(struct uart_port *port)
  143. {
  144. ulite_transmit(port, readb(port->membase + ULITE_STATUS));
  145. }
  146. static void ulite_stop_rx(struct uart_port *port)
  147. {
  148. /* don't forward any more data (like !CREAD) */
  149. port->ignore_status_mask = ULITE_STATUS_RXVALID | ULITE_STATUS_PARITY
  150. | ULITE_STATUS_FRAME | ULITE_STATUS_OVERRUN;
  151. }
  152. static void ulite_enable_ms(struct uart_port *port)
  153. {
  154. /* N/A */
  155. }
  156. static void ulite_break_ctl(struct uart_port *port, int ctl)
  157. {
  158. /* N/A */
  159. }
  160. static int ulite_startup(struct uart_port *port)
  161. {
  162. int ret;
  163. ret = request_irq(port->irq, ulite_isr,
  164. IRQF_DISABLED | IRQF_SAMPLE_RANDOM, "uartlite", port);
  165. if (ret)
  166. return ret;
  167. writeb(ULITE_CONTROL_RST_RX | ULITE_CONTROL_RST_TX,
  168. port->membase + ULITE_CONTROL);
  169. writeb(ULITE_CONTROL_IE, port->membase + ULITE_CONTROL);
  170. return 0;
  171. }
  172. static void ulite_shutdown(struct uart_port *port)
  173. {
  174. writeb(0, port->membase + ULITE_CONTROL);
  175. readb(port->membase + ULITE_CONTROL); /* dummy */
  176. free_irq(port->irq, port);
  177. }
  178. static void ulite_set_termios(struct uart_port *port, struct ktermios *termios,
  179. struct ktermios *old)
  180. {
  181. unsigned long flags;
  182. unsigned int baud;
  183. spin_lock_irqsave(&port->lock, flags);
  184. port->read_status_mask = ULITE_STATUS_RXVALID | ULITE_STATUS_OVERRUN
  185. | ULITE_STATUS_TXFULL;
  186. if (termios->c_iflag & INPCK)
  187. port->read_status_mask |=
  188. ULITE_STATUS_PARITY | ULITE_STATUS_FRAME;
  189. port->ignore_status_mask = 0;
  190. if (termios->c_iflag & IGNPAR)
  191. port->ignore_status_mask |= ULITE_STATUS_PARITY
  192. | ULITE_STATUS_FRAME | ULITE_STATUS_OVERRUN;
  193. /* ignore all characters if CREAD is not set */
  194. if ((termios->c_cflag & CREAD) == 0)
  195. port->ignore_status_mask |=
  196. ULITE_STATUS_RXVALID | ULITE_STATUS_PARITY
  197. | ULITE_STATUS_FRAME | ULITE_STATUS_OVERRUN;
  198. /* update timeout */
  199. baud = uart_get_baud_rate(port, termios, old, 0, 460800);
  200. uart_update_timeout(port, termios->c_cflag, baud);
  201. spin_unlock_irqrestore(&port->lock, flags);
  202. }
  203. static const char *ulite_type(struct uart_port *port)
  204. {
  205. return port->type == PORT_UARTLITE ? "uartlite" : NULL;
  206. }
  207. static void ulite_release_port(struct uart_port *port)
  208. {
  209. release_mem_region(port->mapbase, ULITE_REGION);
  210. iounmap(port->membase);
  211. port->membase = NULL;
  212. }
  213. static int ulite_request_port(struct uart_port *port)
  214. {
  215. if (!request_mem_region(port->mapbase, ULITE_REGION, "uartlite")) {
  216. dev_err(port->dev, "Memory region busy\n");
  217. return -EBUSY;
  218. }
  219. port->membase = ioremap(port->mapbase, ULITE_REGION);
  220. if (!port->membase) {
  221. dev_err(port->dev, "Unable to map registers\n");
  222. release_mem_region(port->mapbase, ULITE_REGION);
  223. return -EBUSY;
  224. }
  225. return 0;
  226. }
  227. static void ulite_config_port(struct uart_port *port, int flags)
  228. {
  229. if (!ulite_request_port(port))
  230. port->type = PORT_UARTLITE;
  231. }
  232. static int ulite_verify_port(struct uart_port *port, struct serial_struct *ser)
  233. {
  234. /* we don't want the core code to modify any port params */
  235. return -EINVAL;
  236. }
  237. static struct uart_ops ulite_ops = {
  238. .tx_empty = ulite_tx_empty,
  239. .set_mctrl = ulite_set_mctrl,
  240. .get_mctrl = ulite_get_mctrl,
  241. .stop_tx = ulite_stop_tx,
  242. .start_tx = ulite_start_tx,
  243. .stop_rx = ulite_stop_rx,
  244. .enable_ms = ulite_enable_ms,
  245. .break_ctl = ulite_break_ctl,
  246. .startup = ulite_startup,
  247. .shutdown = ulite_shutdown,
  248. .set_termios = ulite_set_termios,
  249. .type = ulite_type,
  250. .release_port = ulite_release_port,
  251. .request_port = ulite_request_port,
  252. .config_port = ulite_config_port,
  253. .verify_port = ulite_verify_port
  254. };
  255. /* ---------------------------------------------------------------------
  256. * Console driver operations
  257. */
  258. #ifdef CONFIG_SERIAL_UARTLITE_CONSOLE
  259. static void ulite_console_wait_tx(struct uart_port *port)
  260. {
  261. int i;
  262. u8 val;
  263. /* Spin waiting for TX fifo to have space available */
  264. for (i = 0; i < 100000; i++) {
  265. val = readb(port->membase + ULITE_STATUS);
  266. if ((val & ULITE_STATUS_TXFULL) == 0)
  267. break;
  268. cpu_relax();
  269. }
  270. }
  271. static void ulite_console_putchar(struct uart_port *port, int ch)
  272. {
  273. ulite_console_wait_tx(port);
  274. writeb(ch, port->membase + ULITE_TX);
  275. }
  276. static void ulite_console_write(struct console *co, const char *s,
  277. unsigned int count)
  278. {
  279. struct uart_port *port = &ulite_ports[co->index];
  280. unsigned long flags;
  281. unsigned int ier;
  282. int locked = 1;
  283. if (oops_in_progress) {
  284. locked = spin_trylock_irqsave(&port->lock, flags);
  285. } else
  286. spin_lock_irqsave(&port->lock, flags);
  287. /* save and disable interrupt */
  288. ier = readb(port->membase + ULITE_STATUS) & ULITE_STATUS_IE;
  289. writeb(0, port->membase + ULITE_CONTROL);
  290. uart_console_write(port, s, count, ulite_console_putchar);
  291. ulite_console_wait_tx(port);
  292. /* restore interrupt state */
  293. if (ier)
  294. writeb(ULITE_CONTROL_IE, port->membase + ULITE_CONTROL);
  295. if (locked)
  296. spin_unlock_irqrestore(&port->lock, flags);
  297. }
  298. #if defined(CONFIG_OF)
  299. static inline void __init ulite_console_of_find_device(int id)
  300. {
  301. struct device_node *np;
  302. struct resource res;
  303. const unsigned int *of_id;
  304. int rc;
  305. for_each_compatible_node(np, NULL, "xilinx,uartlite") {
  306. of_id = of_get_property(np, "port-number", NULL);
  307. if ((!of_id) || (*of_id != id))
  308. continue;
  309. rc = of_address_to_resource(np, 0, &res);
  310. if (rc)
  311. continue;
  312. ulite_ports[id].mapbase = res.start;
  313. return;
  314. }
  315. }
  316. #else /* CONFIG_OF */
  317. static inline void __init ulite_console_of_find_device(int id) { /* do nothing */ }
  318. #endif /* CONFIG_OF */
  319. static int __init ulite_console_setup(struct console *co, char *options)
  320. {
  321. struct uart_port *port;
  322. int baud = 9600;
  323. int bits = 8;
  324. int parity = 'n';
  325. int flow = 'n';
  326. if (co->index < 0 || co->index >= ULITE_NR_UARTS)
  327. return -EINVAL;
  328. port = &ulite_ports[co->index];
  329. /* Check if it is an OF device */
  330. if (!port->mapbase)
  331. ulite_console_of_find_device(co->index);
  332. /* Do we have a device now? */
  333. if (!port->mapbase) {
  334. pr_debug("console on ttyUL%i not present\n", co->index);
  335. return -ENODEV;
  336. }
  337. /* not initialized yet? */
  338. if (!port->membase) {
  339. if (ulite_request_port(port))
  340. return -ENODEV;
  341. }
  342. if (options)
  343. uart_parse_options(options, &baud, &parity, &bits, &flow);
  344. return uart_set_options(port, co, baud, parity, bits, flow);
  345. }
  346. static struct uart_driver ulite_uart_driver;
  347. static struct console ulite_console = {
  348. .name = ULITE_NAME,
  349. .write = ulite_console_write,
  350. .device = uart_console_device,
  351. .setup = ulite_console_setup,
  352. .flags = CON_PRINTBUFFER,
  353. .index = -1, /* Specified on the cmdline (e.g. console=ttyUL0 ) */
  354. .data = &ulite_uart_driver,
  355. };
  356. static int __init ulite_console_init(void)
  357. {
  358. register_console(&ulite_console);
  359. return 0;
  360. }
  361. console_initcall(ulite_console_init);
  362. #endif /* CONFIG_SERIAL_UARTLITE_CONSOLE */
  363. static struct uart_driver ulite_uart_driver = {
  364. .owner = THIS_MODULE,
  365. .driver_name = "uartlite",
  366. .dev_name = ULITE_NAME,
  367. .major = ULITE_MAJOR,
  368. .minor = ULITE_MINOR,
  369. .nr = ULITE_NR_UARTS,
  370. #ifdef CONFIG_SERIAL_UARTLITE_CONSOLE
  371. .cons = &ulite_console,
  372. #endif
  373. };
  374. /* ---------------------------------------------------------------------
  375. * Port assignment functions (mapping devices to uart_port structures)
  376. */
  377. /** ulite_assign: register a uartlite device with the driver
  378. *
  379. * @dev: pointer to device structure
  380. * @id: requested id number. Pass -1 for automatic port assignment
  381. * @base: base address of uartlite registers
  382. * @irq: irq number for uartlite
  383. *
  384. * Returns: 0 on success, <0 otherwise
  385. */
  386. static int __devinit ulite_assign(struct device *dev, int id, u32 base, int irq)
  387. {
  388. struct uart_port *port;
  389. int rc;
  390. /* if id = -1; then scan for a free id and use that */
  391. if (id < 0) {
  392. for (id = 0; id < ULITE_NR_UARTS; id++)
  393. if (ulite_ports[id].mapbase == 0)
  394. break;
  395. }
  396. if (id < 0 || id >= ULITE_NR_UARTS) {
  397. dev_err(dev, "%s%i too large\n", ULITE_NAME, id);
  398. return -EINVAL;
  399. }
  400. if ((ulite_ports[id].mapbase) && (ulite_ports[id].mapbase != base)) {
  401. dev_err(dev, "cannot assign to %s%i; it is already in use\n",
  402. ULITE_NAME, id);
  403. return -EBUSY;
  404. }
  405. port = &ulite_ports[id];
  406. spin_lock_init(&port->lock);
  407. port->fifosize = 16;
  408. port->regshift = 2;
  409. port->iotype = UPIO_MEM;
  410. port->iobase = 1; /* mark port in use */
  411. port->mapbase = base;
  412. port->membase = NULL;
  413. port->ops = &ulite_ops;
  414. port->irq = irq;
  415. port->flags = UPF_BOOT_AUTOCONF;
  416. port->dev = dev;
  417. port->type = PORT_UNKNOWN;
  418. port->line = id;
  419. dev_set_drvdata(dev, port);
  420. /* Register the port */
  421. rc = uart_add_one_port(&ulite_uart_driver, port);
  422. if (rc) {
  423. dev_err(dev, "uart_add_one_port() failed; err=%i\n", rc);
  424. port->mapbase = 0;
  425. dev_set_drvdata(dev, NULL);
  426. return rc;
  427. }
  428. return 0;
  429. }
  430. /** ulite_release: register a uartlite device with the driver
  431. *
  432. * @dev: pointer to device structure
  433. */
  434. static int __devinit ulite_release(struct device *dev)
  435. {
  436. struct uart_port *port = dev_get_drvdata(dev);
  437. int rc = 0;
  438. if (port) {
  439. rc = uart_remove_one_port(&ulite_uart_driver, port);
  440. dev_set_drvdata(dev, NULL);
  441. port->mapbase = 0;
  442. }
  443. return rc;
  444. }
  445. /* ---------------------------------------------------------------------
  446. * Platform bus binding
  447. */
  448. static int __devinit ulite_probe(struct platform_device *pdev)
  449. {
  450. struct resource *res, *res2;
  451. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  452. if (!res)
  453. return -ENODEV;
  454. res2 = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
  455. if (!res2)
  456. return -ENODEV;
  457. return ulite_assign(&pdev->dev, pdev->id, res->start, res2->start);
  458. }
  459. static int ulite_remove(struct platform_device *pdev)
  460. {
  461. return ulite_release(&pdev->dev);
  462. }
  463. static struct platform_driver ulite_platform_driver = {
  464. .probe = ulite_probe,
  465. .remove = ulite_remove,
  466. .driver = {
  467. .owner = THIS_MODULE,
  468. .name = "uartlite",
  469. },
  470. };
  471. /* ---------------------------------------------------------------------
  472. * OF bus bindings
  473. */
  474. #if defined(CONFIG_OF)
  475. static int __devinit
  476. ulite_of_probe(struct of_device *op, const struct of_device_id *match)
  477. {
  478. struct resource res;
  479. const unsigned int *id;
  480. int irq, rc;
  481. dev_dbg(&op->dev, "%s(%p, %p)\n", __FUNCTION__, op, match);
  482. rc = of_address_to_resource(op->node, 0, &res);
  483. if (rc) {
  484. dev_err(&op->dev, "invalid address\n");
  485. return rc;
  486. }
  487. irq = irq_of_parse_and_map(op->node, 0);
  488. id = of_get_property(op->node, "port-number", NULL);
  489. return ulite_assign(&op->dev, id ? *id : -1, res.start+3, irq);
  490. }
  491. static int __devexit ulite_of_remove(struct of_device *op)
  492. {
  493. return ulite_release(&op->dev);
  494. }
  495. /* Match table for of_platform binding */
  496. static struct of_device_id __devinit ulite_of_match[] = {
  497. { .type = "serial", .compatible = "xilinx,uartlite", },
  498. {},
  499. };
  500. MODULE_DEVICE_TABLE(of, ulite_of_match);
  501. static struct of_platform_driver ulite_of_driver = {
  502. .owner = THIS_MODULE,
  503. .name = "uartlite",
  504. .match_table = ulite_of_match,
  505. .probe = ulite_of_probe,
  506. .remove = __devexit_p(ulite_of_remove),
  507. .driver = {
  508. .name = "uartlite",
  509. },
  510. };
  511. /* Registration helpers to keep the number of #ifdefs to a minimum */
  512. static inline int __init ulite_of_register(void)
  513. {
  514. pr_debug("uartlite: calling of_register_platform_driver()\n");
  515. return of_register_platform_driver(&ulite_of_driver);
  516. }
  517. static inline void __exit ulite_of_unregister(void)
  518. {
  519. of_unregister_platform_driver(&ulite_of_driver);
  520. }
  521. #else /* CONFIG_OF */
  522. /* CONFIG_OF not enabled; do nothing helpers */
  523. static inline int __init ulite_of_register(void) { return 0; }
  524. static inline void __exit ulite_of_unregister(void) { }
  525. #endif /* CONFIG_OF */
  526. /* ---------------------------------------------------------------------
  527. * Module setup/teardown
  528. */
  529. int __init ulite_init(void)
  530. {
  531. int ret;
  532. pr_debug("uartlite: calling uart_register_driver()\n");
  533. ret = uart_register_driver(&ulite_uart_driver);
  534. if (ret)
  535. goto err_uart;
  536. ret = ulite_of_register();
  537. if (ret)
  538. goto err_of;
  539. pr_debug("uartlite: calling platform_driver_register()\n");
  540. ret = platform_driver_register(&ulite_platform_driver);
  541. if (ret)
  542. goto err_plat;
  543. return 0;
  544. err_plat:
  545. ulite_of_unregister();
  546. err_of:
  547. uart_unregister_driver(&ulite_uart_driver);
  548. err_uart:
  549. printk(KERN_ERR "registering uartlite driver failed: err=%i", ret);
  550. return ret;
  551. }
  552. void __exit ulite_exit(void)
  553. {
  554. platform_driver_unregister(&ulite_platform_driver);
  555. ulite_of_unregister();
  556. uart_unregister_driver(&ulite_uart_driver);
  557. }
  558. module_init(ulite_init);
  559. module_exit(ulite_exit);
  560. MODULE_AUTHOR("Peter Korsgaard <jacmet@sunsite.dk>");
  561. MODULE_DESCRIPTION("Xilinx uartlite serial driver");
  562. MODULE_LICENSE("GPL");