123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222 |
- /*
- * ARIZONA register definitions
- *
- * Copyright 2012 Wolfson Microelectronics plc
- *
- * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
- #ifndef _ARIZONA_REGISTERS_H
- #define _ARIZONA_REGISTERS_H
- /*
- * Register values.
- */
- #define ARIZONA_SOFTWARE_RESET 0x00
- #define ARIZONA_DEVICE_REVISION 0x01
- #define ARIZONA_CTRL_IF_SPI_CFG_1 0x08
- #define ARIZONA_CTRL_IF_I2C1_CFG_1 0x09
- #define ARIZONA_CTRL_IF_STATUS_1 0x0D
- #define ARIZONA_WRITE_SEQUENCER_CTRL_0 0x16
- #define ARIZONA_WRITE_SEQUENCER_CTRL_1 0x17
- #define ARIZONA_WRITE_SEQUENCER_CTRL_2 0x18
- #define ARIZONA_WRITE_SEQUENCER_PROM 0x1A
- #define ARIZONA_TONE_GENERATOR_1 0x20
- #define ARIZONA_TONE_GENERATOR_2 0x21
- #define ARIZONA_TONE_GENERATOR_3 0x22
- #define ARIZONA_TONE_GENERATOR_4 0x23
- #define ARIZONA_TONE_GENERATOR_5 0x24
- #define ARIZONA_PWM_DRIVE_1 0x30
- #define ARIZONA_PWM_DRIVE_2 0x31
- #define ARIZONA_PWM_DRIVE_3 0x32
- #define ARIZONA_WAKE_CONTROL 0x40
- #define ARIZONA_SEQUENCE_CONTROL 0x41
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_1 0x61
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_2 0x62
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_3 0x63
- #define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_4 0x64
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1 0x68
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2 0x69
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_3 0x6A
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_4 0x6B
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_5 0x6C
- #define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_6 0x6D
- #define ARIZONA_COMFORT_NOISE_GENERATOR 0x70
- #define ARIZONA_HAPTICS_CONTROL_1 0x90
- #define ARIZONA_HAPTICS_CONTROL_2 0x91
- #define ARIZONA_HAPTICS_PHASE_1_INTENSITY 0x92
- #define ARIZONA_HAPTICS_PHASE_1_DURATION 0x93
- #define ARIZONA_HAPTICS_PHASE_2_INTENSITY 0x94
- #define ARIZONA_HAPTICS_PHASE_2_DURATION 0x95
- #define ARIZONA_HAPTICS_PHASE_3_INTENSITY 0x96
- #define ARIZONA_HAPTICS_PHASE_3_DURATION 0x97
- #define ARIZONA_HAPTICS_STATUS 0x98
- #define ARIZONA_CLOCK_32K_1 0x100
- #define ARIZONA_SYSTEM_CLOCK_1 0x101
- #define ARIZONA_SAMPLE_RATE_1 0x102
- #define ARIZONA_SAMPLE_RATE_2 0x103
- #define ARIZONA_SAMPLE_RATE_3 0x104
- #define ARIZONA_SAMPLE_RATE_1_STATUS 0x10A
- #define ARIZONA_SAMPLE_RATE_2_STATUS 0x10B
- #define ARIZONA_SAMPLE_RATE_3_STATUS 0x10C
- #define ARIZONA_ASYNC_CLOCK_1 0x112
- #define ARIZONA_ASYNC_SAMPLE_RATE_1 0x113
- #define ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS 0x11B
- #define ARIZONA_OUTPUT_SYSTEM_CLOCK 0x149
- #define ARIZONA_OUTPUT_ASYNC_CLOCK 0x14A
- #define ARIZONA_RATE_ESTIMATOR_1 0x152
- #define ARIZONA_RATE_ESTIMATOR_2 0x153
- #define ARIZONA_RATE_ESTIMATOR_3 0x154
- #define ARIZONA_RATE_ESTIMATOR_4 0x155
- #define ARIZONA_RATE_ESTIMATOR_5 0x156
- #define ARIZONA_FLL1_CONTROL_1 0x171
- #define ARIZONA_FLL1_CONTROL_2 0x172
- #define ARIZONA_FLL1_CONTROL_3 0x173
- #define ARIZONA_FLL1_CONTROL_4 0x174
- #define ARIZONA_FLL1_CONTROL_5 0x175
- #define ARIZONA_FLL1_CONTROL_6 0x176
- #define ARIZONA_FLL1_LOOP_FILTER_TEST_1 0x177
- #define ARIZONA_FLL1_SYNCHRONISER_1 0x181
- #define ARIZONA_FLL1_SYNCHRONISER_2 0x182
- #define ARIZONA_FLL1_SYNCHRONISER_3 0x183
- #define ARIZONA_FLL1_SYNCHRONISER_4 0x184
- #define ARIZONA_FLL1_SYNCHRONISER_5 0x185
- #define ARIZONA_FLL1_SYNCHRONISER_6 0x186
- #define ARIZONA_FLL1_SPREAD_SPECTRUM 0x189
- #define ARIZONA_FLL1_GPIO_CLOCK 0x18A
- #define ARIZONA_FLL2_CONTROL_1 0x191
- #define ARIZONA_FLL2_CONTROL_2 0x192
- #define ARIZONA_FLL2_CONTROL_3 0x193
- #define ARIZONA_FLL2_CONTROL_4 0x194
- #define ARIZONA_FLL2_CONTROL_5 0x195
- #define ARIZONA_FLL2_CONTROL_6 0x196
- #define ARIZONA_FLL2_LOOP_FILTER_TEST_1 0x197
- #define ARIZONA_FLL2_SYNCHRONISER_1 0x1A1
- #define ARIZONA_FLL2_SYNCHRONISER_2 0x1A2
- #define ARIZONA_FLL2_SYNCHRONISER_3 0x1A3
- #define ARIZONA_FLL2_SYNCHRONISER_4 0x1A4
- #define ARIZONA_FLL2_SYNCHRONISER_5 0x1A5
- #define ARIZONA_FLL2_SYNCHRONISER_6 0x1A6
- #define ARIZONA_FLL2_SPREAD_SPECTRUM 0x1A9
- #define ARIZONA_FLL2_GPIO_CLOCK 0x1AA
- #define ARIZONA_MIC_CHARGE_PUMP_1 0x200
- #define ARIZONA_LDO1_CONTROL_1 0x210
- #define ARIZONA_LDO2_CONTROL_1 0x213
- #define ARIZONA_MIC_BIAS_CTRL_1 0x218
- #define ARIZONA_MIC_BIAS_CTRL_2 0x219
- #define ARIZONA_MIC_BIAS_CTRL_3 0x21A
- #define ARIZONA_ACCESSORY_DETECT_MODE_1 0x293
- #define ARIZONA_HEADPHONE_DETECT_1 0x29B
- #define ARIZONA_HEADPHONE_DETECT_2 0x29C
- #define ARIZONA_MIC_DETECT_1 0x2A3
- #define ARIZONA_MIC_DETECT_2 0x2A4
- #define ARIZONA_MIC_DETECT_3 0x2A5
- #define ARIZONA_MIC_NOISE_MIX_CONTROL_1 0x2C3
- #define ARIZONA_ISOLATION_CONTROL 0x2CB
- #define ARIZONA_JACK_DETECT_ANALOGUE 0x2D3
- #define ARIZONA_INPUT_ENABLES 0x300
- #define ARIZONA_INPUT_RATE 0x308
- #define ARIZONA_INPUT_VOLUME_RAMP 0x309
- #define ARIZONA_IN1L_CONTROL 0x310
- #define ARIZONA_ADC_DIGITAL_VOLUME_1L 0x311
- #define ARIZONA_DMIC1L_CONTROL 0x312
- #define ARIZONA_IN1R_CONTROL 0x314
- #define ARIZONA_ADC_DIGITAL_VOLUME_1R 0x315
- #define ARIZONA_DMIC1R_CONTROL 0x316
- #define ARIZONA_IN2L_CONTROL 0x318
- #define ARIZONA_ADC_DIGITAL_VOLUME_2L 0x319
- #define ARIZONA_DMIC2L_CONTROL 0x31A
- #define ARIZONA_IN2R_CONTROL 0x31C
- #define ARIZONA_ADC_DIGITAL_VOLUME_2R 0x31D
- #define ARIZONA_DMIC2R_CONTROL 0x31E
- #define ARIZONA_IN3L_CONTROL 0x320
- #define ARIZONA_ADC_DIGITAL_VOLUME_3L 0x321
- #define ARIZONA_DMIC3L_CONTROL 0x322
- #define ARIZONA_IN3R_CONTROL 0x324
- #define ARIZONA_ADC_DIGITAL_VOLUME_3R 0x325
- #define ARIZONA_DMIC3R_CONTROL 0x326
- #define ARIZONA_OUTPUT_ENABLES_1 0x400
- #define ARIZONA_OUTPUT_STATUS_1 0x401
- #define ARIZONA_OUTPUT_RATE_1 0x408
- #define ARIZONA_OUTPUT_VOLUME_RAMP 0x409
- #define ARIZONA_OUTPUT_PATH_CONFIG_1L 0x410
- #define ARIZONA_DAC_DIGITAL_VOLUME_1L 0x411
- #define ARIZONA_DAC_VOLUME_LIMIT_1L 0x412
- #define ARIZONA_NOISE_GATE_SELECT_1L 0x413
- #define ARIZONA_OUTPUT_PATH_CONFIG_1R 0x414
- #define ARIZONA_DAC_DIGITAL_VOLUME_1R 0x415
- #define ARIZONA_DAC_VOLUME_LIMIT_1R 0x416
- #define ARIZONA_NOISE_GATE_SELECT_1R 0x417
- #define ARIZONA_OUTPUT_PATH_CONFIG_2L 0x418
- #define ARIZONA_DAC_DIGITAL_VOLUME_2L 0x419
- #define ARIZONA_DAC_VOLUME_LIMIT_2L 0x41A
- #define ARIZONA_NOISE_GATE_SELECT_2L 0x41B
- #define ARIZONA_OUTPUT_PATH_CONFIG_2R 0x41C
- #define ARIZONA_DAC_DIGITAL_VOLUME_2R 0x41D
- #define ARIZONA_DAC_VOLUME_LIMIT_2R 0x41E
- #define ARIZONA_NOISE_GATE_SELECT_2R 0x41F
- #define ARIZONA_OUTPUT_PATH_CONFIG_3L 0x420
- #define ARIZONA_DAC_DIGITAL_VOLUME_3L 0x421
- #define ARIZONA_DAC_VOLUME_LIMIT_3L 0x422
- #define ARIZONA_NOISE_GATE_SELECT_3L 0x423
- #define ARIZONA_OUTPUT_PATH_CONFIG_3R 0x424
- #define ARIZONA_DAC_DIGITAL_VOLUME_3R 0x425
- #define ARIZONA_DAC_VOLUME_LIMIT_3R 0x426
- #define ARIZONA_OUTPUT_PATH_CONFIG_4L 0x428
- #define ARIZONA_DAC_DIGITAL_VOLUME_4L 0x429
- #define ARIZONA_OUT_VOLUME_4L 0x42A
- #define ARIZONA_NOISE_GATE_SELECT_4L 0x42B
- #define ARIZONA_OUTPUT_PATH_CONFIG_4R 0x42C
- #define ARIZONA_DAC_DIGITAL_VOLUME_4R 0x42D
- #define ARIZONA_OUT_VOLUME_4R 0x42E
- #define ARIZONA_NOISE_GATE_SELECT_4R 0x42F
- #define ARIZONA_OUTPUT_PATH_CONFIG_5L 0x430
- #define ARIZONA_DAC_DIGITAL_VOLUME_5L 0x431
- #define ARIZONA_DAC_VOLUME_LIMIT_5L 0x432
- #define ARIZONA_NOISE_GATE_SELECT_5L 0x433
- #define ARIZONA_OUTPUT_PATH_CONFIG_5R 0x434
- #define ARIZONA_DAC_DIGITAL_VOLUME_5R 0x435
- #define ARIZONA_DAC_VOLUME_LIMIT_5R 0x436
- #define ARIZONA_NOISE_GATE_SELECT_5R 0x437
- #define ARIZONA_DAC_AEC_CONTROL_1 0x450
- #define ARIZONA_NOISE_GATE_CONTROL 0x458
- #define ARIZONA_PDM_SPK1_CTRL_1 0x490
- #define ARIZONA_PDM_SPK1_CTRL_2 0x491
- #define ARIZONA_DAC_COMP_1 0x4DC
- #define ARIZONA_DAC_COMP_2 0x4DD
- #define ARIZONA_DAC_COMP_3 0x4DE
- #define ARIZONA_DAC_COMP_4 0x4DF
- #define ARIZONA_AIF1_BCLK_CTRL 0x500
- #define ARIZONA_AIF1_TX_PIN_CTRL 0x501
- #define ARIZONA_AIF1_RX_PIN_CTRL 0x502
- #define ARIZONA_AIF1_RATE_CTRL 0x503
- #define ARIZONA_AIF1_FORMAT 0x504
- #define ARIZONA_AIF1_TX_BCLK_RATE 0x505
- #define ARIZONA_AIF1_RX_BCLK_RATE 0x506
- #define ARIZONA_AIF1_FRAME_CTRL_1 0x507
- #define ARIZONA_AIF1_FRAME_CTRL_2 0x508
- #define ARIZONA_AIF1_FRAME_CTRL_3 0x509
- #define ARIZONA_AIF1_FRAME_CTRL_4 0x50A
- #define ARIZONA_AIF1_FRAME_CTRL_5 0x50B
- #define ARIZONA_AIF1_FRAME_CTRL_6 0x50C
- #define ARIZONA_AIF1_FRAME_CTRL_7 0x50D
- #define ARIZONA_AIF1_FRAME_CTRL_8 0x50E
- #define ARIZONA_AIF1_FRAME_CTRL_9 0x50F
- #define ARIZONA_AIF1_FRAME_CTRL_10 0x510
- #define ARIZONA_AIF1_FRAME_CTRL_11 0x511
- #define ARIZONA_AIF1_FRAME_CTRL_12 0x512
- #define ARIZONA_AIF1_FRAME_CTRL_13 0x513
- #define ARIZONA_AIF1_FRAME_CTRL_14 0x514
- #define ARIZONA_AIF1_FRAME_CTRL_15 0x515
- #define ARIZONA_AIF1_FRAME_CTRL_16 0x516
- #define ARIZONA_AIF1_FRAME_CTRL_17 0x517
- #define ARIZONA_AIF1_FRAME_CTRL_18 0x518
- #define ARIZONA_AIF1_TX_ENABLES 0x519
- #define ARIZONA_AIF1_RX_ENABLES 0x51A
- #define ARIZONA_AIF1_FORCE_WRITE 0x51B
- #define ARIZONA_AIF2_BCLK_CTRL 0x540
- #define ARIZONA_AIF2_TX_PIN_CTRL 0x541
- #define ARIZONA_AIF2_RX_PIN_CTRL 0x542
- #define ARIZONA_AIF2_RATE_CTRL 0x543
- #define ARIZONA_AIF2_FORMAT 0x544
- #define ARIZONA_AIF2_TX_BCLK_RATE 0x545
- #define ARIZONA_AIF2_RX_BCLK_RATE 0x546
- #define ARIZONA_AIF2_FRAME_CTRL_1 0x547
- #define ARIZONA_AIF2_FRAME_CTRL_2 0x548
- #define ARIZONA_AIF2_FRAME_CTRL_3 0x549
- #define ARIZONA_AIF2_FRAME_CTRL_4 0x54A
- #define ARIZONA_AIF2_FRAME_CTRL_11 0x551
- #define ARIZONA_AIF2_FRAME_CTRL_12 0x552
- #define ARIZONA_AIF2_TX_ENABLES 0x559
- #define ARIZONA_AIF2_RX_ENABLES 0x55A
- #define ARIZONA_AIF2_FORCE_WRITE 0x55B
- #define ARIZONA_AIF3_BCLK_CTRL 0x580
- #define ARIZONA_AIF3_TX_PIN_CTRL 0x581
- #define ARIZONA_AIF3_RX_PIN_CTRL 0x582
- #define ARIZONA_AIF3_RATE_CTRL 0x583
- #define ARIZONA_AIF3_FORMAT 0x584
- #define ARIZONA_AIF3_TX_BCLK_RATE 0x585
- #define ARIZONA_AIF3_RX_BCLK_RATE 0x586
- #define ARIZONA_AIF3_FRAME_CTRL_1 0x587
- #define ARIZONA_AIF3_FRAME_CTRL_2 0x588
- #define ARIZONA_AIF3_FRAME_CTRL_3 0x589
- #define ARIZONA_AIF3_FRAME_CTRL_4 0x58A
- #define ARIZONA_AIF3_FRAME_CTRL_11 0x591
- #define ARIZONA_AIF3_FRAME_CTRL_12 0x592
- #define ARIZONA_AIF3_TX_ENABLES 0x599
- #define ARIZONA_AIF3_RX_ENABLES 0x59A
- #define ARIZONA_AIF3_FORCE_WRITE 0x59B
- #define ARIZONA_SLIMBUS_FRAMER_REF_GEAR 0x5E3
- #define ARIZONA_SLIMBUS_RATES_1 0x5E5
- #define ARIZONA_SLIMBUS_RATES_2 0x5E6
- #define ARIZONA_SLIMBUS_RATES_3 0x5E7
- #define ARIZONA_SLIMBUS_RATES_4 0x5E8
- #define ARIZONA_SLIMBUS_RATES_5 0x5E9
- #define ARIZONA_SLIMBUS_RATES_6 0x5EA
- #define ARIZONA_SLIMBUS_RATES_7 0x5EB
- #define ARIZONA_SLIMBUS_RATES_8 0x5EC
- #define ARIZONA_SLIMBUS_RX_CHANNEL_ENABLE 0x5F5
- #define ARIZONA_SLIMBUS_TX_CHANNEL_ENABLE 0x5F6
- #define ARIZONA_SLIMBUS_RX_PORT_STATUS 0x5F7
- #define ARIZONA_SLIMBUS_TX_PORT_STATUS 0x5F8
- #define ARIZONA_PWM1MIX_INPUT_1_SOURCE 0x640
- #define ARIZONA_PWM1MIX_INPUT_1_VOLUME 0x641
- #define ARIZONA_PWM1MIX_INPUT_2_SOURCE 0x642
- #define ARIZONA_PWM1MIX_INPUT_2_VOLUME 0x643
- #define ARIZONA_PWM1MIX_INPUT_3_SOURCE 0x644
- #define ARIZONA_PWM1MIX_INPUT_3_VOLUME 0x645
- #define ARIZONA_PWM1MIX_INPUT_4_SOURCE 0x646
- #define ARIZONA_PWM1MIX_INPUT_4_VOLUME 0x647
- #define ARIZONA_PWM2MIX_INPUT_1_SOURCE 0x648
- #define ARIZONA_PWM2MIX_INPUT_1_VOLUME 0x649
- #define ARIZONA_PWM2MIX_INPUT_2_SOURCE 0x64A
- #define ARIZONA_PWM2MIX_INPUT_2_VOLUME 0x64B
- #define ARIZONA_PWM2MIX_INPUT_3_SOURCE 0x64C
- #define ARIZONA_PWM2MIX_INPUT_3_VOLUME 0x64D
- #define ARIZONA_PWM2MIX_INPUT_4_SOURCE 0x64E
- #define ARIZONA_PWM2MIX_INPUT_4_VOLUME 0x64F
- #define ARIZONA_MICMIX_INPUT_1_SOURCE 0x660
- #define ARIZONA_MICMIX_INPUT_1_VOLUME 0x661
- #define ARIZONA_MICMIX_INPUT_2_SOURCE 0x662
- #define ARIZONA_MICMIX_INPUT_2_VOLUME 0x663
- #define ARIZONA_MICMIX_INPUT_3_SOURCE 0x664
- #define ARIZONA_MICMIX_INPUT_3_VOLUME 0x665
- #define ARIZONA_MICMIX_INPUT_4_SOURCE 0x666
- #define ARIZONA_MICMIX_INPUT_4_VOLUME 0x667
- #define ARIZONA_NOISEMIX_INPUT_1_SOURCE 0x668
- #define ARIZONA_NOISEMIX_INPUT_1_VOLUME 0x669
- #define ARIZONA_NOISEMIX_INPUT_2_SOURCE 0x66A
- #define ARIZONA_NOISEMIX_INPUT_2_VOLUME 0x66B
- #define ARIZONA_NOISEMIX_INPUT_3_SOURCE 0x66C
- #define ARIZONA_NOISEMIX_INPUT_3_VOLUME 0x66D
- #define ARIZONA_NOISEMIX_INPUT_4_SOURCE 0x66E
- #define ARIZONA_NOISEMIX_INPUT_4_VOLUME 0x66F
- #define ARIZONA_OUT1LMIX_INPUT_1_SOURCE 0x680
- #define ARIZONA_OUT1LMIX_INPUT_1_VOLUME 0x681
- #define ARIZONA_OUT1LMIX_INPUT_2_SOURCE 0x682
- #define ARIZONA_OUT1LMIX_INPUT_2_VOLUME 0x683
- #define ARIZONA_OUT1LMIX_INPUT_3_SOURCE 0x684
- #define ARIZONA_OUT1LMIX_INPUT_3_VOLUME 0x685
- #define ARIZONA_OUT1LMIX_INPUT_4_SOURCE 0x686
- #define ARIZONA_OUT1LMIX_INPUT_4_VOLUME 0x687
- #define ARIZONA_OUT1RMIX_INPUT_1_SOURCE 0x688
- #define ARIZONA_OUT1RMIX_INPUT_1_VOLUME 0x689
- #define ARIZONA_OUT1RMIX_INPUT_2_SOURCE 0x68A
- #define ARIZONA_OUT1RMIX_INPUT_2_VOLUME 0x68B
- #define ARIZONA_OUT1RMIX_INPUT_3_SOURCE 0x68C
- #define ARIZONA_OUT1RMIX_INPUT_3_VOLUME 0x68D
- #define ARIZONA_OUT1RMIX_INPUT_4_SOURCE 0x68E
- #define ARIZONA_OUT1RMIX_INPUT_4_VOLUME 0x68F
- #define ARIZONA_OUT2LMIX_INPUT_1_SOURCE 0x690
- #define ARIZONA_OUT2LMIX_INPUT_1_VOLUME 0x691
- #define ARIZONA_OUT2LMIX_INPUT_2_SOURCE 0x692
- #define ARIZONA_OUT2LMIX_INPUT_2_VOLUME 0x693
- #define ARIZONA_OUT2LMIX_INPUT_3_SOURCE 0x694
- #define ARIZONA_OUT2LMIX_INPUT_3_VOLUME 0x695
- #define ARIZONA_OUT2LMIX_INPUT_4_SOURCE 0x696
- #define ARIZONA_OUT2LMIX_INPUT_4_VOLUME 0x697
- #define ARIZONA_OUT2RMIX_INPUT_1_SOURCE 0x698
- #define ARIZONA_OUT2RMIX_INPUT_1_VOLUME 0x699
- #define ARIZONA_OUT2RMIX_INPUT_2_SOURCE 0x69A
- #define ARIZONA_OUT2RMIX_INPUT_2_VOLUME 0x69B
- #define ARIZONA_OUT2RMIX_INPUT_3_SOURCE 0x69C
- #define ARIZONA_OUT2RMIX_INPUT_3_VOLUME 0x69D
- #define ARIZONA_OUT2RMIX_INPUT_4_SOURCE 0x69E
- #define ARIZONA_OUT2RMIX_INPUT_4_VOLUME 0x69F
- #define ARIZONA_OUT3LMIX_INPUT_1_SOURCE 0x6A0
- #define ARIZONA_OUT3LMIX_INPUT_1_VOLUME 0x6A1
- #define ARIZONA_OUT3LMIX_INPUT_2_SOURCE 0x6A2
- #define ARIZONA_OUT3LMIX_INPUT_2_VOLUME 0x6A3
- #define ARIZONA_OUT3LMIX_INPUT_3_SOURCE 0x6A4
- #define ARIZONA_OUT3LMIX_INPUT_3_VOLUME 0x6A5
- #define ARIZONA_OUT3LMIX_INPUT_4_SOURCE 0x6A6
- #define ARIZONA_OUT3LMIX_INPUT_4_VOLUME 0x6A7
- #define ARIZONA_OUT4LMIX_INPUT_1_SOURCE 0x6B0
- #define ARIZONA_OUT4LMIX_INPUT_1_VOLUME 0x6B1
- #define ARIZONA_OUT4LMIX_INPUT_2_SOURCE 0x6B2
- #define ARIZONA_OUT4LMIX_INPUT_2_VOLUME 0x6B3
- #define ARIZONA_OUT4LMIX_INPUT_3_SOURCE 0x6B4
- #define ARIZONA_OUT4LMIX_INPUT_3_VOLUME 0x6B5
- #define ARIZONA_OUT4LMIX_INPUT_4_SOURCE 0x6B6
- #define ARIZONA_OUT4LMIX_INPUT_4_VOLUME 0x6B7
- #define ARIZONA_OUT4RMIX_INPUT_1_SOURCE 0x6B8
- #define ARIZONA_OUT4RMIX_INPUT_1_VOLUME 0x6B9
- #define ARIZONA_OUT4RMIX_INPUT_2_SOURCE 0x6BA
- #define ARIZONA_OUT4RMIX_INPUT_2_VOLUME 0x6BB
- #define ARIZONA_OUT4RMIX_INPUT_3_SOURCE 0x6BC
- #define ARIZONA_OUT4RMIX_INPUT_3_VOLUME 0x6BD
- #define ARIZONA_OUT4RMIX_INPUT_4_SOURCE 0x6BE
- #define ARIZONA_OUT4RMIX_INPUT_4_VOLUME 0x6BF
- #define ARIZONA_OUT5LMIX_INPUT_1_SOURCE 0x6C0
- #define ARIZONA_OUT5LMIX_INPUT_1_VOLUME 0x6C1
- #define ARIZONA_OUT5LMIX_INPUT_2_SOURCE 0x6C2
- #define ARIZONA_OUT5LMIX_INPUT_2_VOLUME 0x6C3
- #define ARIZONA_OUT5LMIX_INPUT_3_SOURCE 0x6C4
- #define ARIZONA_OUT5LMIX_INPUT_3_VOLUME 0x6C5
- #define ARIZONA_OUT5LMIX_INPUT_4_SOURCE 0x6C6
- #define ARIZONA_OUT5LMIX_INPUT_4_VOLUME 0x6C7
- #define ARIZONA_OUT5RMIX_INPUT_1_SOURCE 0x6C8
- #define ARIZONA_OUT5RMIX_INPUT_1_VOLUME 0x6C9
- #define ARIZONA_OUT5RMIX_INPUT_2_SOURCE 0x6CA
- #define ARIZONA_OUT5RMIX_INPUT_2_VOLUME 0x6CB
- #define ARIZONA_OUT5RMIX_INPUT_3_SOURCE 0x6CC
- #define ARIZONA_OUT5RMIX_INPUT_3_VOLUME 0x6CD
- #define ARIZONA_OUT5RMIX_INPUT_4_SOURCE 0x6CE
- #define ARIZONA_OUT5RMIX_INPUT_4_VOLUME 0x6CF
- #define ARIZONA_AIF1TX1MIX_INPUT_1_SOURCE 0x700
- #define ARIZONA_AIF1TX1MIX_INPUT_1_VOLUME 0x701
- #define ARIZONA_AIF1TX1MIX_INPUT_2_SOURCE 0x702
- #define ARIZONA_AIF1TX1MIX_INPUT_2_VOLUME 0x703
- #define ARIZONA_AIF1TX1MIX_INPUT_3_SOURCE 0x704
- #define ARIZONA_AIF1TX1MIX_INPUT_3_VOLUME 0x705
- #define ARIZONA_AIF1TX1MIX_INPUT_4_SOURCE 0x706
- #define ARIZONA_AIF1TX1MIX_INPUT_4_VOLUME 0x707
- #define ARIZONA_AIF1TX2MIX_INPUT_1_SOURCE 0x708
- #define ARIZONA_AIF1TX2MIX_INPUT_1_VOLUME 0x709
- #define ARIZONA_AIF1TX2MIX_INPUT_2_SOURCE 0x70A
- #define ARIZONA_AIF1TX2MIX_INPUT_2_VOLUME 0x70B
- #define ARIZONA_AIF1TX2MIX_INPUT_3_SOURCE 0x70C
- #define ARIZONA_AIF1TX2MIX_INPUT_3_VOLUME 0x70D
- #define ARIZONA_AIF1TX2MIX_INPUT_4_SOURCE 0x70E
- #define ARIZONA_AIF1TX2MIX_INPUT_4_VOLUME 0x70F
- #define ARIZONA_AIF1TX3MIX_INPUT_1_SOURCE 0x710
- #define ARIZONA_AIF1TX3MIX_INPUT_1_VOLUME 0x711
- #define ARIZONA_AIF1TX3MIX_INPUT_2_SOURCE 0x712
- #define ARIZONA_AIF1TX3MIX_INPUT_2_VOLUME 0x713
- #define ARIZONA_AIF1TX3MIX_INPUT_3_SOURCE 0x714
- #define ARIZONA_AIF1TX3MIX_INPUT_3_VOLUME 0x715
- #define ARIZONA_AIF1TX3MIX_INPUT_4_SOURCE 0x716
- #define ARIZONA_AIF1TX3MIX_INPUT_4_VOLUME 0x717
- #define ARIZONA_AIF1TX4MIX_INPUT_1_SOURCE 0x718
- #define ARIZONA_AIF1TX4MIX_INPUT_1_VOLUME 0x719
- #define ARIZONA_AIF1TX4MIX_INPUT_2_SOURCE 0x71A
- #define ARIZONA_AIF1TX4MIX_INPUT_2_VOLUME 0x71B
- #define ARIZONA_AIF1TX4MIX_INPUT_3_SOURCE 0x71C
- #define ARIZONA_AIF1TX4MIX_INPUT_3_VOLUME 0x71D
- #define ARIZONA_AIF1TX4MIX_INPUT_4_SOURCE 0x71E
- #define ARIZONA_AIF1TX4MIX_INPUT_4_VOLUME 0x71F
- #define ARIZONA_AIF1TX5MIX_INPUT_1_SOURCE 0x720
- #define ARIZONA_AIF1TX5MIX_INPUT_1_VOLUME 0x721
- #define ARIZONA_AIF1TX5MIX_INPUT_2_SOURCE 0x722
- #define ARIZONA_AIF1TX5MIX_INPUT_2_VOLUME 0x723
- #define ARIZONA_AIF1TX5MIX_INPUT_3_SOURCE 0x724
- #define ARIZONA_AIF1TX5MIX_INPUT_3_VOLUME 0x725
- #define ARIZONA_AIF1TX5MIX_INPUT_4_SOURCE 0x726
- #define ARIZONA_AIF1TX5MIX_INPUT_4_VOLUME 0x727
- #define ARIZONA_AIF1TX6MIX_INPUT_1_SOURCE 0x728
- #define ARIZONA_AIF1TX6MIX_INPUT_1_VOLUME 0x729
- #define ARIZONA_AIF1TX6MIX_INPUT_2_SOURCE 0x72A
- #define ARIZONA_AIF1TX6MIX_INPUT_2_VOLUME 0x72B
- #define ARIZONA_AIF1TX6MIX_INPUT_3_SOURCE 0x72C
- #define ARIZONA_AIF1TX6MIX_INPUT_3_VOLUME 0x72D
- #define ARIZONA_AIF1TX6MIX_INPUT_4_SOURCE 0x72E
- #define ARIZONA_AIF1TX6MIX_INPUT_4_VOLUME 0x72F
- #define ARIZONA_AIF1TX7MIX_INPUT_1_SOURCE 0x730
- #define ARIZONA_AIF1TX7MIX_INPUT_1_VOLUME 0x731
- #define ARIZONA_AIF1TX7MIX_INPUT_2_SOURCE 0x732
- #define ARIZONA_AIF1TX7MIX_INPUT_2_VOLUME 0x733
- #define ARIZONA_AIF1TX7MIX_INPUT_3_SOURCE 0x734
- #define ARIZONA_AIF1TX7MIX_INPUT_3_VOLUME 0x735
- #define ARIZONA_AIF1TX7MIX_INPUT_4_SOURCE 0x736
- #define ARIZONA_AIF1TX7MIX_INPUT_4_VOLUME 0x737
- #define ARIZONA_AIF1TX8MIX_INPUT_1_SOURCE 0x738
- #define ARIZONA_AIF1TX8MIX_INPUT_1_VOLUME 0x739
- #define ARIZONA_AIF1TX8MIX_INPUT_2_SOURCE 0x73A
- #define ARIZONA_AIF1TX8MIX_INPUT_2_VOLUME 0x73B
- #define ARIZONA_AIF1TX8MIX_INPUT_3_SOURCE 0x73C
- #define ARIZONA_AIF1TX8MIX_INPUT_3_VOLUME 0x73D
- #define ARIZONA_AIF1TX8MIX_INPUT_4_SOURCE 0x73E
- #define ARIZONA_AIF1TX8MIX_INPUT_4_VOLUME 0x73F
- #define ARIZONA_AIF2TX1MIX_INPUT_1_SOURCE 0x740
- #define ARIZONA_AIF2TX1MIX_INPUT_1_VOLUME 0x741
- #define ARIZONA_AIF2TX1MIX_INPUT_2_SOURCE 0x742
- #define ARIZONA_AIF2TX1MIX_INPUT_2_VOLUME 0x743
- #define ARIZONA_AIF2TX1MIX_INPUT_3_SOURCE 0x744
- #define ARIZONA_AIF2TX1MIX_INPUT_3_VOLUME 0x745
- #define ARIZONA_AIF2TX1MIX_INPUT_4_SOURCE 0x746
- #define ARIZONA_AIF2TX1MIX_INPUT_4_VOLUME 0x747
- #define ARIZONA_AIF2TX2MIX_INPUT_1_SOURCE 0x748
- #define ARIZONA_AIF2TX2MIX_INPUT_1_VOLUME 0x749
- #define ARIZONA_AIF2TX2MIX_INPUT_2_SOURCE 0x74A
- #define ARIZONA_AIF2TX2MIX_INPUT_2_VOLUME 0x74B
- #define ARIZONA_AIF2TX2MIX_INPUT_3_SOURCE 0x74C
- #define ARIZONA_AIF2TX2MIX_INPUT_3_VOLUME 0x74D
- #define ARIZONA_AIF2TX2MIX_INPUT_4_SOURCE 0x74E
- #define ARIZONA_AIF2TX2MIX_INPUT_4_VOLUME 0x74F
- #define ARIZONA_AIF3TX1MIX_INPUT_1_SOURCE 0x780
- #define ARIZONA_AIF3TX1MIX_INPUT_1_VOLUME 0x781
- #define ARIZONA_AIF3TX1MIX_INPUT_2_SOURCE 0x782
- #define ARIZONA_AIF3TX1MIX_INPUT_2_VOLUME 0x783
- #define ARIZONA_AIF3TX1MIX_INPUT_3_SOURCE 0x784
- #define ARIZONA_AIF3TX1MIX_INPUT_3_VOLUME 0x785
- #define ARIZONA_AIF3TX1MIX_INPUT_4_SOURCE 0x786
- #define ARIZONA_AIF3TX1MIX_INPUT_4_VOLUME 0x787
- #define ARIZONA_AIF3TX2MIX_INPUT_1_SOURCE 0x788
- #define ARIZONA_AIF3TX2MIX_INPUT_1_VOLUME 0x789
- #define ARIZONA_AIF3TX2MIX_INPUT_2_SOURCE 0x78A
- #define ARIZONA_AIF3TX2MIX_INPUT_2_VOLUME 0x78B
- #define ARIZONA_AIF3TX2MIX_INPUT_3_SOURCE 0x78C
- #define ARIZONA_AIF3TX2MIX_INPUT_3_VOLUME 0x78D
- #define ARIZONA_AIF3TX2MIX_INPUT_4_SOURCE 0x78E
- #define ARIZONA_AIF3TX2MIX_INPUT_4_VOLUME 0x78F
- #define ARIZONA_SLIMTX1MIX_INPUT_1_SOURCE 0x7C0
- #define ARIZONA_SLIMTX1MIX_INPUT_1_VOLUME 0x7C1
- #define ARIZONA_SLIMTX1MIX_INPUT_2_SOURCE 0x7C2
- #define ARIZONA_SLIMTX1MIX_INPUT_2_VOLUME 0x7C3
- #define ARIZONA_SLIMTX1MIX_INPUT_3_SOURCE 0x7C4
- #define ARIZONA_SLIMTX1MIX_INPUT_3_VOLUME 0x7C5
- #define ARIZONA_SLIMTX1MIX_INPUT_4_SOURCE 0x7C6
- #define ARIZONA_SLIMTX1MIX_INPUT_4_VOLUME 0x7C7
- #define ARIZONA_SLIMTX2MIX_INPUT_1_SOURCE 0x7C8
- #define ARIZONA_SLIMTX2MIX_INPUT_1_VOLUME 0x7C9
- #define ARIZONA_SLIMTX2MIX_INPUT_2_SOURCE 0x7CA
- #define ARIZONA_SLIMTX2MIX_INPUT_2_VOLUME 0x7CB
- #define ARIZONA_SLIMTX2MIX_INPUT_3_SOURCE 0x7CC
- #define ARIZONA_SLIMTX2MIX_INPUT_3_VOLUME 0x7CD
- #define ARIZONA_SLIMTX2MIX_INPUT_4_SOURCE 0x7CE
- #define ARIZONA_SLIMTX2MIX_INPUT_4_VOLUME 0x7CF
- #define ARIZONA_SLIMTX3MIX_INPUT_1_SOURCE 0x7D0
- #define ARIZONA_SLIMTX3MIX_INPUT_1_VOLUME 0x7D1
- #define ARIZONA_SLIMTX3MIX_INPUT_2_SOURCE 0x7D2
- #define ARIZONA_SLIMTX3MIX_INPUT_2_VOLUME 0x7D3
- #define ARIZONA_SLIMTX3MIX_INPUT_3_SOURCE 0x7D4
- #define ARIZONA_SLIMTX3MIX_INPUT_3_VOLUME 0x7D5
- #define ARIZONA_SLIMTX3MIX_INPUT_4_SOURCE 0x7D6
- #define ARIZONA_SLIMTX3MIX_INPUT_4_VOLUME 0x7D7
- #define ARIZONA_SLIMTX4MIX_INPUT_1_SOURCE 0x7D8
- #define ARIZONA_SLIMTX4MIX_INPUT_1_VOLUME 0x7D9
- #define ARIZONA_SLIMTX4MIX_INPUT_2_SOURCE 0x7DA
- #define ARIZONA_SLIMTX4MIX_INPUT_2_VOLUME 0x7DB
- #define ARIZONA_SLIMTX4MIX_INPUT_3_SOURCE 0x7DC
- #define ARIZONA_SLIMTX4MIX_INPUT_3_VOLUME 0x7DD
- #define ARIZONA_SLIMTX4MIX_INPUT_4_SOURCE 0x7DE
- #define ARIZONA_SLIMTX4MIX_INPUT_4_VOLUME 0x7DF
- #define ARIZONA_SLIMTX5MIX_INPUT_1_SOURCE 0x7E0
- #define ARIZONA_SLIMTX5MIX_INPUT_1_VOLUME 0x7E1
- #define ARIZONA_SLIMTX5MIX_INPUT_2_SOURCE 0x7E2
- #define ARIZONA_SLIMTX5MIX_INPUT_2_VOLUME 0x7E3
- #define ARIZONA_SLIMTX5MIX_INPUT_3_SOURCE 0x7E4
- #define ARIZONA_SLIMTX5MIX_INPUT_3_VOLUME 0x7E5
- #define ARIZONA_SLIMTX5MIX_INPUT_4_SOURCE 0x7E6
- #define ARIZONA_SLIMTX5MIX_INPUT_4_VOLUME 0x7E7
- #define ARIZONA_SLIMTX6MIX_INPUT_1_SOURCE 0x7E8
- #define ARIZONA_SLIMTX6MIX_INPUT_1_VOLUME 0x7E9
- #define ARIZONA_SLIMTX6MIX_INPUT_2_SOURCE 0x7EA
- #define ARIZONA_SLIMTX6MIX_INPUT_2_VOLUME 0x7EB
- #define ARIZONA_SLIMTX6MIX_INPUT_3_SOURCE 0x7EC
- #define ARIZONA_SLIMTX6MIX_INPUT_3_VOLUME 0x7ED
- #define ARIZONA_SLIMTX6MIX_INPUT_4_SOURCE 0x7EE
- #define ARIZONA_SLIMTX6MIX_INPUT_4_VOLUME 0x7EF
- #define ARIZONA_SLIMTX7MIX_INPUT_1_SOURCE 0x7F0
- #define ARIZONA_SLIMTX7MIX_INPUT_1_VOLUME 0x7F1
- #define ARIZONA_SLIMTX7MIX_INPUT_2_SOURCE 0x7F2
- #define ARIZONA_SLIMTX7MIX_INPUT_2_VOLUME 0x7F3
- #define ARIZONA_SLIMTX7MIX_INPUT_3_SOURCE 0x7F4
- #define ARIZONA_SLIMTX7MIX_INPUT_3_VOLUME 0x7F5
- #define ARIZONA_SLIMTX7MIX_INPUT_4_SOURCE 0x7F6
- #define ARIZONA_SLIMTX7MIX_INPUT_4_VOLUME 0x7F7
- #define ARIZONA_SLIMTX8MIX_INPUT_1_SOURCE 0x7F8
- #define ARIZONA_SLIMTX8MIX_INPUT_1_VOLUME 0x7F9
- #define ARIZONA_SLIMTX8MIX_INPUT_2_SOURCE 0x7FA
- #define ARIZONA_SLIMTX8MIX_INPUT_2_VOLUME 0x7FB
- #define ARIZONA_SLIMTX8MIX_INPUT_3_SOURCE 0x7FC
- #define ARIZONA_SLIMTX8MIX_INPUT_3_VOLUME 0x7FD
- #define ARIZONA_SLIMTX8MIX_INPUT_4_SOURCE 0x7FE
- #define ARIZONA_SLIMTX8MIX_INPUT_4_VOLUME 0x7FF
- #define ARIZONA_EQ1MIX_INPUT_1_SOURCE 0x880
- #define ARIZONA_EQ1MIX_INPUT_1_VOLUME 0x881
- #define ARIZONA_EQ1MIX_INPUT_2_SOURCE 0x882
- #define ARIZONA_EQ1MIX_INPUT_2_VOLUME 0x883
- #define ARIZONA_EQ1MIX_INPUT_3_SOURCE 0x884
- #define ARIZONA_EQ1MIX_INPUT_3_VOLUME 0x885
- #define ARIZONA_EQ1MIX_INPUT_4_SOURCE 0x886
- #define ARIZONA_EQ1MIX_INPUT_4_VOLUME 0x887
- #define ARIZONA_EQ2MIX_INPUT_1_SOURCE 0x888
- #define ARIZONA_EQ2MIX_INPUT_1_VOLUME 0x889
- #define ARIZONA_EQ2MIX_INPUT_2_SOURCE 0x88A
- #define ARIZONA_EQ2MIX_INPUT_2_VOLUME 0x88B
- #define ARIZONA_EQ2MIX_INPUT_3_SOURCE 0x88C
- #define ARIZONA_EQ2MIX_INPUT_3_VOLUME 0x88D
- #define ARIZONA_EQ2MIX_INPUT_4_SOURCE 0x88E
- #define ARIZONA_EQ2MIX_INPUT_4_VOLUME 0x88F
- #define ARIZONA_EQ3MIX_INPUT_1_SOURCE 0x890
- #define ARIZONA_EQ3MIX_INPUT_1_VOLUME 0x891
- #define ARIZONA_EQ3MIX_INPUT_2_SOURCE 0x892
- #define ARIZONA_EQ3MIX_INPUT_2_VOLUME 0x893
- #define ARIZONA_EQ3MIX_INPUT_3_SOURCE 0x894
- #define ARIZONA_EQ3MIX_INPUT_3_VOLUME 0x895
- #define ARIZONA_EQ3MIX_INPUT_4_SOURCE 0x896
- #define ARIZONA_EQ3MIX_INPUT_4_VOLUME 0x897
- #define ARIZONA_EQ4MIX_INPUT_1_SOURCE 0x898
- #define ARIZONA_EQ4MIX_INPUT_1_VOLUME 0x899
- #define ARIZONA_EQ4MIX_INPUT_2_SOURCE 0x89A
- #define ARIZONA_EQ4MIX_INPUT_2_VOLUME 0x89B
- #define ARIZONA_EQ4MIX_INPUT_3_SOURCE 0x89C
- #define ARIZONA_EQ4MIX_INPUT_3_VOLUME 0x89D
- #define ARIZONA_EQ4MIX_INPUT_4_SOURCE 0x89E
- #define ARIZONA_EQ4MIX_INPUT_4_VOLUME 0x89F
- #define ARIZONA_DRC1LMIX_INPUT_1_SOURCE 0x8C0
- #define ARIZONA_DRC1LMIX_INPUT_1_VOLUME 0x8C1
- #define ARIZONA_DRC1LMIX_INPUT_2_SOURCE 0x8C2
- #define ARIZONA_DRC1LMIX_INPUT_2_VOLUME 0x8C3
- #define ARIZONA_DRC1LMIX_INPUT_3_SOURCE 0x8C4
- #define ARIZONA_DRC1LMIX_INPUT_3_VOLUME 0x8C5
- #define ARIZONA_DRC1LMIX_INPUT_4_SOURCE 0x8C6
- #define ARIZONA_DRC1LMIX_INPUT_4_VOLUME 0x8C7
- #define ARIZONA_DRC1RMIX_INPUT_1_SOURCE 0x8C8
- #define ARIZONA_DRC1RMIX_INPUT_1_VOLUME 0x8C9
- #define ARIZONA_DRC1RMIX_INPUT_2_SOURCE 0x8CA
- #define ARIZONA_DRC1RMIX_INPUT_2_VOLUME 0x8CB
- #define ARIZONA_DRC1RMIX_INPUT_3_SOURCE 0x8CC
- #define ARIZONA_DRC1RMIX_INPUT_3_VOLUME 0x8CD
- #define ARIZONA_DRC1RMIX_INPUT_4_SOURCE 0x8CE
- #define ARIZONA_DRC1RMIX_INPUT_4_VOLUME 0x8CF
- #define ARIZONA_DRC2LMIX_INPUT_1_SOURCE 0x8D0
- #define ARIZONA_DRC2LMIX_INPUT_1_VOLUME 0x8D1
- #define ARIZONA_DRC2LMIX_INPUT_2_SOURCE 0x8D2
- #define ARIZONA_DRC2LMIX_INPUT_2_VOLUME 0x8D3
- #define ARIZONA_DRC2LMIX_INPUT_3_SOURCE 0x8D4
- #define ARIZONA_DRC2LMIX_INPUT_3_VOLUME 0x8D5
- #define ARIZONA_DRC2LMIX_INPUT_4_SOURCE 0x8D6
- #define ARIZONA_DRC2LMIX_INPUT_4_VOLUME 0x8D7
- #define ARIZONA_DRC2RMIX_INPUT_1_SOURCE 0x8D8
- #define ARIZONA_DRC2RMIX_INPUT_1_VOLUME 0x8D9
- #define ARIZONA_DRC2RMIX_INPUT_2_SOURCE 0x8DA
- #define ARIZONA_DRC2RMIX_INPUT_2_VOLUME 0x8DB
- #define ARIZONA_DRC2RMIX_INPUT_3_SOURCE 0x8DC
- #define ARIZONA_DRC2RMIX_INPUT_3_VOLUME 0x8DD
- #define ARIZONA_DRC2RMIX_INPUT_4_SOURCE 0x8DE
- #define ARIZONA_DRC2RMIX_INPUT_4_VOLUME 0x8DF
- #define ARIZONA_HPLP1MIX_INPUT_1_SOURCE 0x900
- #define ARIZONA_HPLP1MIX_INPUT_1_VOLUME 0x901
- #define ARIZONA_HPLP1MIX_INPUT_2_SOURCE 0x902
- #define ARIZONA_HPLP1MIX_INPUT_2_VOLUME 0x903
- #define ARIZONA_HPLP1MIX_INPUT_3_SOURCE 0x904
- #define ARIZONA_HPLP1MIX_INPUT_3_VOLUME 0x905
- #define ARIZONA_HPLP1MIX_INPUT_4_SOURCE 0x906
- #define ARIZONA_HPLP1MIX_INPUT_4_VOLUME 0x907
- #define ARIZONA_HPLP2MIX_INPUT_1_SOURCE 0x908
- #define ARIZONA_HPLP2MIX_INPUT_1_VOLUME 0x909
- #define ARIZONA_HPLP2MIX_INPUT_2_SOURCE 0x90A
- #define ARIZONA_HPLP2MIX_INPUT_2_VOLUME 0x90B
- #define ARIZONA_HPLP2MIX_INPUT_3_SOURCE 0x90C
- #define ARIZONA_HPLP2MIX_INPUT_3_VOLUME 0x90D
- #define ARIZONA_HPLP2MIX_INPUT_4_SOURCE 0x90E
- #define ARIZONA_HPLP2MIX_INPUT_4_VOLUME 0x90F
- #define ARIZONA_HPLP3MIX_INPUT_1_SOURCE 0x910
- #define ARIZONA_HPLP3MIX_INPUT_1_VOLUME 0x911
- #define ARIZONA_HPLP3MIX_INPUT_2_SOURCE 0x912
- #define ARIZONA_HPLP3MIX_INPUT_2_VOLUME 0x913
- #define ARIZONA_HPLP3MIX_INPUT_3_SOURCE 0x914
- #define ARIZONA_HPLP3MIX_INPUT_3_VOLUME 0x915
- #define ARIZONA_HPLP3MIX_INPUT_4_SOURCE 0x916
- #define ARIZONA_HPLP3MIX_INPUT_4_VOLUME 0x917
- #define ARIZONA_HPLP4MIX_INPUT_1_SOURCE 0x918
- #define ARIZONA_HPLP4MIX_INPUT_1_VOLUME 0x919
- #define ARIZONA_HPLP4MIX_INPUT_2_SOURCE 0x91A
- #define ARIZONA_HPLP4MIX_INPUT_2_VOLUME 0x91B
- #define ARIZONA_HPLP4MIX_INPUT_3_SOURCE 0x91C
- #define ARIZONA_HPLP4MIX_INPUT_3_VOLUME 0x91D
- #define ARIZONA_HPLP4MIX_INPUT_4_SOURCE 0x91E
- #define ARIZONA_HPLP4MIX_INPUT_4_VOLUME 0x91F
- #define ARIZONA_DSP1LMIX_INPUT_1_SOURCE 0x940
- #define ARIZONA_DSP1LMIX_INPUT_1_VOLUME 0x941
- #define ARIZONA_DSP1LMIX_INPUT_2_SOURCE 0x942
- #define ARIZONA_DSP1LMIX_INPUT_2_VOLUME 0x943
- #define ARIZONA_DSP1LMIX_INPUT_3_SOURCE 0x944
- #define ARIZONA_DSP1LMIX_INPUT_3_VOLUME 0x945
- #define ARIZONA_DSP1LMIX_INPUT_4_SOURCE 0x946
- #define ARIZONA_DSP1LMIX_INPUT_4_VOLUME 0x947
- #define ARIZONA_DSP1RMIX_INPUT_1_SOURCE 0x948
- #define ARIZONA_DSP1RMIX_INPUT_1_VOLUME 0x949
- #define ARIZONA_DSP1RMIX_INPUT_2_SOURCE 0x94A
- #define ARIZONA_DSP1RMIX_INPUT_2_VOLUME 0x94B
- #define ARIZONA_DSP1RMIX_INPUT_3_SOURCE 0x94C
- #define ARIZONA_DSP1RMIX_INPUT_3_VOLUME 0x94D
- #define ARIZONA_DSP1RMIX_INPUT_4_SOURCE 0x94E
- #define ARIZONA_DSP1RMIX_INPUT_4_VOLUME 0x94F
- #define ARIZONA_DSP1AUX1MIX_INPUT_1_SOURCE 0x950
- #define ARIZONA_DSP1AUX2MIX_INPUT_1_SOURCE 0x958
- #define ARIZONA_DSP1AUX3MIX_INPUT_1_SOURCE 0x960
- #define ARIZONA_DSP1AUX4MIX_INPUT_1_SOURCE 0x968
- #define ARIZONA_DSP1AUX5MIX_INPUT_1_SOURCE 0x970
- #define ARIZONA_DSP1AUX6MIX_INPUT_1_SOURCE 0x978
- #define ARIZONA_ASRC1LMIX_INPUT_1_SOURCE 0xA80
- #define ARIZONA_ASRC1RMIX_INPUT_1_SOURCE 0xA88
- #define ARIZONA_ASRC2LMIX_INPUT_1_SOURCE 0xA90
- #define ARIZONA_ASRC2RMIX_INPUT_1_SOURCE 0xA98
- #define ARIZONA_ISRC1DEC1MIX_INPUT_1_SOURCE 0xB00
- #define ARIZONA_ISRC1DEC2MIX_INPUT_1_SOURCE 0xB08
- #define ARIZONA_ISRC1INT1MIX_INPUT_1_SOURCE 0xB20
- #define ARIZONA_ISRC1INT2MIX_INPUT_1_SOURCE 0xB28
- #define ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE 0xB40
- #define ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE 0xB48
- #define ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE 0xB60
- #define ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE 0xB68
- #define ARIZONA_GPIO1_CTRL 0xC00
- #define ARIZONA_GPIO2_CTRL 0xC01
- #define ARIZONA_GPIO3_CTRL 0xC02
- #define ARIZONA_GPIO4_CTRL 0xC03
- #define ARIZONA_GPIO5_CTRL 0xC04
- #define ARIZONA_IRQ_CTRL_1 0xC0F
- #define ARIZONA_GPIO_DEBOUNCE_CONFIG 0xC10
- #define ARIZONA_MISC_PAD_CTRL_1 0xC20
- #define ARIZONA_MISC_PAD_CTRL_2 0xC21
- #define ARIZONA_MISC_PAD_CTRL_3 0xC22
- #define ARIZONA_MISC_PAD_CTRL_4 0xC23
- #define ARIZONA_MISC_PAD_CTRL_5 0xC24
- #define ARIZONA_MISC_PAD_CTRL_6 0xC25
- #define ARIZONA_INTERRUPT_STATUS_1 0xD00
- #define ARIZONA_INTERRUPT_STATUS_2 0xD01
- #define ARIZONA_INTERRUPT_STATUS_3 0xD02
- #define ARIZONA_INTERRUPT_STATUS_4 0xD03
- #define ARIZONA_INTERRUPT_STATUS_5 0xD04
- #define ARIZONA_INTERRUPT_STATUS_1_MASK 0xD08
- #define ARIZONA_INTERRUPT_STATUS_2_MASK 0xD09
- #define ARIZONA_INTERRUPT_STATUS_3_MASK 0xD0A
- #define ARIZONA_INTERRUPT_STATUS_4_MASK 0xD0B
- #define ARIZONA_INTERRUPT_STATUS_5_MASK 0xD0C
- #define ARIZONA_INTERRUPT_CONTROL 0xD0F
- #define ARIZONA_IRQ2_STATUS_1 0xD10
- #define ARIZONA_IRQ2_STATUS_2 0xD11
- #define ARIZONA_IRQ2_STATUS_3 0xD12
- #define ARIZONA_IRQ2_STATUS_4 0xD13
- #define ARIZONA_IRQ2_STATUS_5 0xD14
- #define ARIZONA_IRQ2_STATUS_1_MASK 0xD18
- #define ARIZONA_IRQ2_STATUS_2_MASK 0xD19
- #define ARIZONA_IRQ2_STATUS_3_MASK 0xD1A
- #define ARIZONA_IRQ2_STATUS_4_MASK 0xD1B
- #define ARIZONA_IRQ2_STATUS_5_MASK 0xD1C
- #define ARIZONA_IRQ2_CONTROL 0xD1F
- #define ARIZONA_INTERRUPT_RAW_STATUS_2 0xD20
- #define ARIZONA_INTERRUPT_RAW_STATUS_3 0xD21
- #define ARIZONA_INTERRUPT_RAW_STATUS_4 0xD22
- #define ARIZONA_INTERRUPT_RAW_STATUS_5 0xD23
- #define ARIZONA_INTERRUPT_RAW_STATUS_6 0xD24
- #define ARIZONA_INTERRUPT_RAW_STATUS_7 0xD25
- #define ARIZONA_INTERRUPT_RAW_STATUS_8 0xD26
- #define ARIZONA_IRQ_PIN_STATUS 0xD40
- #define ARIZONA_ADSP2_IRQ0 0xD41
- #define ARIZONA_AOD_WKUP_AND_TRIG 0xD50
- #define ARIZONA_AOD_IRQ1 0xD51
- #define ARIZONA_AOD_IRQ2 0xD52
- #define ARIZONA_AOD_IRQ_MASK_IRQ1 0xD53
- #define ARIZONA_AOD_IRQ_MASK_IRQ2 0xD54
- #define ARIZONA_AOD_IRQ_RAW_STATUS 0xD55
- #define ARIZONA_JACK_DETECT_DEBOUNCE 0xD56
- #define ARIZONA_FX_CTRL1 0xE00
- #define ARIZONA_FX_CTRL2 0xE01
- #define ARIZONA_EQ1_1 0xE10
- #define ARIZONA_EQ1_2 0xE11
- #define ARIZONA_EQ1_3 0xE12
- #define ARIZONA_EQ1_4 0xE13
- #define ARIZONA_EQ1_5 0xE14
- #define ARIZONA_EQ1_6 0xE15
- #define ARIZONA_EQ1_7 0xE16
- #define ARIZONA_EQ1_8 0xE17
- #define ARIZONA_EQ1_9 0xE18
- #define ARIZONA_EQ1_10 0xE19
- #define ARIZONA_EQ1_11 0xE1A
- #define ARIZONA_EQ1_12 0xE1B
- #define ARIZONA_EQ1_13 0xE1C
- #define ARIZONA_EQ1_14 0xE1D
- #define ARIZONA_EQ1_15 0xE1E
- #define ARIZONA_EQ1_16 0xE1F
- #define ARIZONA_EQ1_17 0xE20
- #define ARIZONA_EQ1_18 0xE21
- #define ARIZONA_EQ1_19 0xE22
- #define ARIZONA_EQ1_20 0xE23
- #define ARIZONA_EQ1_21 0xE24
- #define ARIZONA_EQ2_1 0xE26
- #define ARIZONA_EQ2_2 0xE27
- #define ARIZONA_EQ2_3 0xE28
- #define ARIZONA_EQ2_4 0xE29
- #define ARIZONA_EQ2_5 0xE2A
- #define ARIZONA_EQ2_6 0xE2B
- #define ARIZONA_EQ2_7 0xE2C
- #define ARIZONA_EQ2_8 0xE2D
- #define ARIZONA_EQ2_9 0xE2E
- #define ARIZONA_EQ2_10 0xE2F
- #define ARIZONA_EQ2_11 0xE30
- #define ARIZONA_EQ2_12 0xE31
- #define ARIZONA_EQ2_13 0xE32
- #define ARIZONA_EQ2_14 0xE33
- #define ARIZONA_EQ2_15 0xE34
- #define ARIZONA_EQ2_16 0xE35
- #define ARIZONA_EQ2_17 0xE36
- #define ARIZONA_EQ2_18 0xE37
- #define ARIZONA_EQ2_19 0xE38
- #define ARIZONA_EQ2_20 0xE39
- #define ARIZONA_EQ2_21 0xE3A
- #define ARIZONA_EQ3_1 0xE3C
- #define ARIZONA_EQ3_2 0xE3D
- #define ARIZONA_EQ3_3 0xE3E
- #define ARIZONA_EQ3_4 0xE3F
- #define ARIZONA_EQ3_5 0xE40
- #define ARIZONA_EQ3_6 0xE41
- #define ARIZONA_EQ3_7 0xE42
- #define ARIZONA_EQ3_8 0xE43
- #define ARIZONA_EQ3_9 0xE44
- #define ARIZONA_EQ3_10 0xE45
- #define ARIZONA_EQ3_11 0xE46
- #define ARIZONA_EQ3_12 0xE47
- #define ARIZONA_EQ3_13 0xE48
- #define ARIZONA_EQ3_14 0xE49
- #define ARIZONA_EQ3_15 0xE4A
- #define ARIZONA_EQ3_16 0xE4B
- #define ARIZONA_EQ3_17 0xE4C
- #define ARIZONA_EQ3_18 0xE4D
- #define ARIZONA_EQ3_19 0xE4E
- #define ARIZONA_EQ3_20 0xE4F
- #define ARIZONA_EQ3_21 0xE50
- #define ARIZONA_EQ4_1 0xE52
- #define ARIZONA_EQ4_2 0xE53
- #define ARIZONA_EQ4_3 0xE54
- #define ARIZONA_EQ4_4 0xE55
- #define ARIZONA_EQ4_5 0xE56
- #define ARIZONA_EQ4_6 0xE57
- #define ARIZONA_EQ4_7 0xE58
- #define ARIZONA_EQ4_8 0xE59
- #define ARIZONA_EQ4_9 0xE5A
- #define ARIZONA_EQ4_10 0xE5B
- #define ARIZONA_EQ4_11 0xE5C
- #define ARIZONA_EQ4_12 0xE5D
- #define ARIZONA_EQ4_13 0xE5E
- #define ARIZONA_EQ4_14 0xE5F
- #define ARIZONA_EQ4_15 0xE60
- #define ARIZONA_EQ4_16 0xE61
- #define ARIZONA_EQ4_17 0xE62
- #define ARIZONA_EQ4_18 0xE63
- #define ARIZONA_EQ4_19 0xE64
- #define ARIZONA_EQ4_20 0xE65
- #define ARIZONA_EQ4_21 0xE66
- #define ARIZONA_DRC1_CTRL1 0xE80
- #define ARIZONA_DRC1_CTRL2 0xE81
- #define ARIZONA_DRC1_CTRL3 0xE82
- #define ARIZONA_DRC1_CTRL4 0xE83
- #define ARIZONA_DRC1_CTRL5 0xE84
- #define ARIZONA_DRC2_CTRL1 0xE89
- #define ARIZONA_DRC2_CTRL2 0xE8A
- #define ARIZONA_DRC2_CTRL3 0xE8B
- #define ARIZONA_DRC2_CTRL4 0xE8C
- #define ARIZONA_DRC2_CTRL5 0xE8D
- #define ARIZONA_HPLPF1_1 0xEC0
- #define ARIZONA_HPLPF1_2 0xEC1
- #define ARIZONA_HPLPF2_1 0xEC4
- #define ARIZONA_HPLPF2_2 0xEC5
- #define ARIZONA_HPLPF3_1 0xEC8
- #define ARIZONA_HPLPF3_2 0xEC9
- #define ARIZONA_HPLPF4_1 0xECC
- #define ARIZONA_HPLPF4_2 0xECD
- #define ARIZONA_ASRC_ENABLE 0xEE0
- #define ARIZONA_ASRC_RATE1 0xEE2
- #define ARIZONA_ASRC_RATE2 0xEE3
- #define ARIZONA_ISRC_1_CTRL_1 0xEF0
- #define ARIZONA_ISRC_1_CTRL_2 0xEF1
- #define ARIZONA_ISRC_1_CTRL_3 0xEF2
- #define ARIZONA_ISRC_2_CTRL_1 0xEF3
- #define ARIZONA_ISRC_2_CTRL_2 0xEF4
- #define ARIZONA_ISRC_2_CTRL_3 0xEF5
- #define ARIZONA_ISRC_3_CTRL_1 0xEF6
- #define ARIZONA_ISRC_3_CTRL_2 0xEF7
- #define ARIZONA_ISRC_3_CTRL_3 0xEF8
- #define ARIZONA_DSP1_CONTROL_1 0x1100
- #define ARIZONA_DSP1_CLOCKING_1 0x1101
- #define ARIZONA_DSP1_STATUS_1 0x1104
- #define ARIZONA_DSP1_STATUS_2 0x1105
- /*
- * Field Definitions.
- */
- /*
- * R0 (0x00) - software reset
- */
- #define ARIZONA_SW_RST_DEV_ID1_MASK 0xFFFF /* SW_RST_DEV_ID1 - [15:0] */
- #define ARIZONA_SW_RST_DEV_ID1_SHIFT 0 /* SW_RST_DEV_ID1 - [15:0] */
- #define ARIZONA_SW_RST_DEV_ID1_WIDTH 16 /* SW_RST_DEV_ID1 - [15:0] */
- /*
- * R1 (0x01) - Device Revision
- */
- #define ARIZONA_DEVICE_REVISION_MASK 0x00FF /* DEVICE_REVISION - [7:0] */
- #define ARIZONA_DEVICE_REVISION_SHIFT 0 /* DEVICE_REVISION - [7:0] */
- #define ARIZONA_DEVICE_REVISION_WIDTH 8 /* DEVICE_REVISION - [7:0] */
- /*
- * R8 (0x08) - Ctrl IF SPI CFG 1
- */
- #define ARIZONA_SPI_CFG 0x0010 /* SPI_CFG */
- #define ARIZONA_SPI_CFG_MASK 0x0010 /* SPI_CFG */
- #define ARIZONA_SPI_CFG_SHIFT 4 /* SPI_CFG */
- #define ARIZONA_SPI_CFG_WIDTH 1 /* SPI_CFG */
- #define ARIZONA_SPI_4WIRE 0x0008 /* SPI_4WIRE */
- #define ARIZONA_SPI_4WIRE_MASK 0x0008 /* SPI_4WIRE */
- #define ARIZONA_SPI_4WIRE_SHIFT 3 /* SPI_4WIRE */
- #define ARIZONA_SPI_4WIRE_WIDTH 1 /* SPI_4WIRE */
- #define ARIZONA_SPI_AUTO_INC_MASK 0x0003 /* SPI_AUTO_INC - [1:0] */
- #define ARIZONA_SPI_AUTO_INC_SHIFT 0 /* SPI_AUTO_INC - [1:0] */
- #define ARIZONA_SPI_AUTO_INC_WIDTH 2 /* SPI_AUTO_INC - [1:0] */
- /*
- * R9 (0x09) - Ctrl IF I2C1 CFG 1
- */
- #define ARIZONA_I2C1_AUTO_INC_MASK 0x0003 /* I2C1_AUTO_INC - [1:0] */
- #define ARIZONA_I2C1_AUTO_INC_SHIFT 0 /* I2C1_AUTO_INC - [1:0] */
- #define ARIZONA_I2C1_AUTO_INC_WIDTH 2 /* I2C1_AUTO_INC - [1:0] */
- /*
- * R13 (0x0D) - Ctrl IF Status 1
- */
- #define ARIZONA_I2C1_BUSY 0x0020 /* I2C1_BUSY */
- #define ARIZONA_I2C1_BUSY_MASK 0x0020 /* I2C1_BUSY */
- #define ARIZONA_I2C1_BUSY_SHIFT 5 /* I2C1_BUSY */
- #define ARIZONA_I2C1_BUSY_WIDTH 1 /* I2C1_BUSY */
- #define ARIZONA_SPI_BUSY 0x0010 /* SPI_BUSY */
- #define ARIZONA_SPI_BUSY_MASK 0x0010 /* SPI_BUSY */
- #define ARIZONA_SPI_BUSY_SHIFT 4 /* SPI_BUSY */
- #define ARIZONA_SPI_BUSY_WIDTH 1 /* SPI_BUSY */
- /*
- * R22 (0x16) - Write Sequencer Ctrl 0
- */
- #define ARIZONA_WSEQ_ABORT 0x0800 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_ABORT_MASK 0x0800 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_ABORT_SHIFT 11 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_ABORT_WIDTH 1 /* WSEQ_ABORT */
- #define ARIZONA_WSEQ_START 0x0400 /* WSEQ_START */
- #define ARIZONA_WSEQ_START_MASK 0x0400 /* WSEQ_START */
- #define ARIZONA_WSEQ_START_SHIFT 10 /* WSEQ_START */
- #define ARIZONA_WSEQ_START_WIDTH 1 /* WSEQ_START */
- #define ARIZONA_WSEQ_ENA 0x0200 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_ENA_MASK 0x0200 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_ENA_SHIFT 9 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_ENA_WIDTH 1 /* WSEQ_ENA */
- #define ARIZONA_WSEQ_START_INDEX_MASK 0x01FF /* WSEQ_START_INDEX - [8:0] */
- #define ARIZONA_WSEQ_START_INDEX_SHIFT 0 /* WSEQ_START_INDEX - [8:0] */
- #define ARIZONA_WSEQ_START_INDEX_WIDTH 9 /* WSEQ_START_INDEX - [8:0] */
- /*
- * R23 (0x17) - Write Sequencer Ctrl 1
- */
- #define ARIZONA_WSEQ_BUSY 0x0200 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_BUSY_MASK 0x0200 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_BUSY_SHIFT 9 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_BUSY_WIDTH 1 /* WSEQ_BUSY */
- #define ARIZONA_WSEQ_CURRENT_INDEX_MASK 0x01FF /* WSEQ_CURRENT_INDEX - [8:0] */
- #define ARIZONA_WSEQ_CURRENT_INDEX_SHIFT 0 /* WSEQ_CURRENT_INDEX - [8:0] */
- #define ARIZONA_WSEQ_CURRENT_INDEX_WIDTH 9 /* WSEQ_CURRENT_INDEX - [8:0] */
- /*
- * R24 (0x18) - Write Sequencer Ctrl 2
- */
- #define ARIZONA_LOAD_DEFAULTS 0x0002 /* LOAD_DEFAULTS */
- #define ARIZONA_LOAD_DEFAULTS_MASK 0x0002 /* LOAD_DEFAULTS */
- #define ARIZONA_LOAD_DEFAULTS_SHIFT 1 /* LOAD_DEFAULTS */
- #define ARIZONA_LOAD_DEFAULTS_WIDTH 1 /* LOAD_DEFAULTS */
- #define ARIZONA_WSEQ_LOAD_MEM 0x0001 /* WSEQ_LOAD_MEM */
- #define ARIZONA_WSEQ_LOAD_MEM_MASK 0x0001 /* WSEQ_LOAD_MEM */
- #define ARIZONA_WSEQ_LOAD_MEM_SHIFT 0 /* WSEQ_LOAD_MEM */
- #define ARIZONA_WSEQ_LOAD_MEM_WIDTH 1 /* WSEQ_LOAD_MEM */
- /*
- * R26 (0x1A) - Write Sequencer PROM
- */
- #define ARIZONA_WSEQ_OTP_WRITE 0x0001 /* WSEQ_OTP_WRITE */
- #define ARIZONA_WSEQ_OTP_WRITE_MASK 0x0001 /* WSEQ_OTP_WRITE */
- #define ARIZONA_WSEQ_OTP_WRITE_SHIFT 0 /* WSEQ_OTP_WRITE */
- #define ARIZONA_WSEQ_OTP_WRITE_WIDTH 1 /* WSEQ_OTP_WRITE */
- /*
- * R32 (0x20) - Tone Generator 1
- */
- #define ARIZONA_TONE_RATE_MASK 0x7800 /* TONE_RATE - [14:11] */
- #define ARIZONA_TONE_RATE_SHIFT 11 /* TONE_RATE - [14:11] */
- #define ARIZONA_TONE_RATE_WIDTH 4 /* TONE_RATE - [14:11] */
- #define ARIZONA_TONE_OFFSET_MASK 0x0300 /* TONE_OFFSET - [9:8] */
- #define ARIZONA_TONE_OFFSET_SHIFT 8 /* TONE_OFFSET - [9:8] */
- #define ARIZONA_TONE_OFFSET_WIDTH 2 /* TONE_OFFSET - [9:8] */
- #define ARIZONA_TONE2_OVD 0x0020 /* TONE2_OVD */
- #define ARIZONA_TONE2_OVD_MASK 0x0020 /* TONE2_OVD */
- #define ARIZONA_TONE2_OVD_SHIFT 5 /* TONE2_OVD */
- #define ARIZONA_TONE2_OVD_WIDTH 1 /* TONE2_OVD */
- #define ARIZONA_TONE1_OVD 0x0010 /* TONE1_OVD */
- #define ARIZONA_TONE1_OVD_MASK 0x0010 /* TONE1_OVD */
- #define ARIZONA_TONE1_OVD_SHIFT 4 /* TONE1_OVD */
- #define ARIZONA_TONE1_OVD_WIDTH 1 /* TONE1_OVD */
- #define ARIZONA_TONE2_ENA 0x0002 /* TONE2_ENA */
- #define ARIZONA_TONE2_ENA_MASK 0x0002 /* TONE2_ENA */
- #define ARIZONA_TONE2_ENA_SHIFT 1 /* TONE2_ENA */
- #define ARIZONA_TONE2_ENA_WIDTH 1 /* TONE2_ENA */
- #define ARIZONA_TONE1_ENA 0x0001 /* TONE1_ENA */
- #define ARIZONA_TONE1_ENA_MASK 0x0001 /* TONE1_ENA */
- #define ARIZONA_TONE1_ENA_SHIFT 0 /* TONE1_ENA */
- #define ARIZONA_TONE1_ENA_WIDTH 1 /* TONE1_ENA */
- /*
- * R33 (0x21) - Tone Generator 2
- */
- #define ARIZONA_TONE1_LVL_0_MASK 0xFFFF /* TONE1_LVL - [15:0] */
- #define ARIZONA_TONE1_LVL_0_SHIFT 0 /* TONE1_LVL - [15:0] */
- #define ARIZONA_TONE1_LVL_0_WIDTH 16 /* TONE1_LVL - [15:0] */
- /*
- * R34 (0x22) - Tone Generator 3
- */
- #define ARIZONA_TONE1_LVL_MASK 0x00FF /* TONE1_LVL - [7:0] */
- #define ARIZONA_TONE1_LVL_SHIFT 0 /* TONE1_LVL - [7:0] */
- #define ARIZONA_TONE1_LVL_WIDTH 8 /* TONE1_LVL - [7:0] */
- /*
- * R35 (0x23) - Tone Generator 4
- */
- #define ARIZONA_TONE2_LVL_0_MASK 0xFFFF /* TONE2_LVL - [15:0] */
- #define ARIZONA_TONE2_LVL_0_SHIFT 0 /* TONE2_LVL - [15:0] */
- #define ARIZONA_TONE2_LVL_0_WIDTH 16 /* TONE2_LVL - [15:0] */
- /*
- * R36 (0x24) - Tone Generator 5
- */
- #define ARIZONA_TONE2_LVL_MASK 0x00FF /* TONE2_LVL - [7:0] */
- #define ARIZONA_TONE2_LVL_SHIFT 0 /* TONE2_LVL - [7:0] */
- #define ARIZONA_TONE2_LVL_WIDTH 8 /* TONE2_LVL - [7:0] */
- /*
- * R48 (0x30) - PWM Drive 1
- */
- #define ARIZONA_PWM_RATE_MASK 0x7800 /* PWM_RATE - [14:11] */
- #define ARIZONA_PWM_RATE_SHIFT 11 /* PWM_RATE - [14:11] */
- #define ARIZONA_PWM_RATE_WIDTH 4 /* PWM_RATE - [14:11] */
- #define ARIZONA_PWM_CLK_SEL_MASK 0x0700 /* PWM_CLK_SEL - [10:8] */
- #define ARIZONA_PWM_CLK_SEL_SHIFT 8 /* PWM_CLK_SEL - [10:8] */
- #define ARIZONA_PWM_CLK_SEL_WIDTH 3 /* PWM_CLK_SEL - [10:8] */
- #define ARIZONA_PWM2_OVD 0x0020 /* PWM2_OVD */
- #define ARIZONA_PWM2_OVD_MASK 0x0020 /* PWM2_OVD */
- #define ARIZONA_PWM2_OVD_SHIFT 5 /* PWM2_OVD */
- #define ARIZONA_PWM2_OVD_WIDTH 1 /* PWM2_OVD */
- #define ARIZONA_PWM1_OVD 0x0010 /* PWM1_OVD */
- #define ARIZONA_PWM1_OVD_MASK 0x0010 /* PWM1_OVD */
- #define ARIZONA_PWM1_OVD_SHIFT 4 /* PWM1_OVD */
- #define ARIZONA_PWM1_OVD_WIDTH 1 /* PWM1_OVD */
- #define ARIZONA_PWM2_ENA 0x0002 /* PWM2_ENA */
- #define ARIZONA_PWM2_ENA_MASK 0x0002 /* PWM2_ENA */
- #define ARIZONA_PWM2_ENA_SHIFT 1 /* PWM2_ENA */
- #define ARIZONA_PWM2_ENA_WIDTH 1 /* PWM2_ENA */
- #define ARIZONA_PWM1_ENA 0x0001 /* PWM1_ENA */
- #define ARIZONA_PWM1_ENA_MASK 0x0001 /* PWM1_ENA */
- #define ARIZONA_PWM1_ENA_SHIFT 0 /* PWM1_ENA */
- #define ARIZONA_PWM1_ENA_WIDTH 1 /* PWM1_ENA */
- /*
- * R49 (0x31) - PWM Drive 2
- */
- #define ARIZONA_PWM1_LVL_MASK 0x03FF /* PWM1_LVL - [9:0] */
- #define ARIZONA_PWM1_LVL_SHIFT 0 /* PWM1_LVL - [9:0] */
- #define ARIZONA_PWM1_LVL_WIDTH 10 /* PWM1_LVL - [9:0] */
- /*
- * R50 (0x32) - PWM Drive 3
- */
- #define ARIZONA_PWM2_LVL_MASK 0x03FF /* PWM2_LVL - [9:0] */
- #define ARIZONA_PWM2_LVL_SHIFT 0 /* PWM2_LVL - [9:0] */
- #define ARIZONA_PWM2_LVL_WIDTH 10 /* PWM2_LVL - [9:0] */
- /*
- * R64 (0x40) - Wake control
- */
- #define ARIZONA_WKUP_GP5_FALL 0x0020 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_FALL_MASK 0x0020 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_FALL_SHIFT 5 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_FALL_WIDTH 1 /* WKUP_GP5_FALL */
- #define ARIZONA_WKUP_GP5_RISE 0x0010 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_GP5_RISE_MASK 0x0010 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_GP5_RISE_SHIFT 4 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_GP5_RISE_WIDTH 1 /* WKUP_GP5_RISE */
- #define ARIZONA_WKUP_JD1_FALL 0x0008 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_FALL_MASK 0x0008 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_FALL_SHIFT 3 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_FALL_WIDTH 1 /* WKUP_JD1_FALL */
- #define ARIZONA_WKUP_JD1_RISE 0x0004 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD1_RISE_MASK 0x0004 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD1_RISE_SHIFT 2 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD1_RISE_WIDTH 1 /* WKUP_JD1_RISE */
- #define ARIZONA_WKUP_JD2_FALL 0x0002 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_FALL_MASK 0x0002 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_FALL_SHIFT 1 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_FALL_WIDTH 1 /* WKUP_JD2_FALL */
- #define ARIZONA_WKUP_JD2_RISE 0x0001 /* WKUP_JD2_RISE */
- #define ARIZONA_WKUP_JD2_RISE_MASK 0x0001 /* WKUP_JD2_RISE */
- #define ARIZONA_WKUP_JD2_RISE_SHIFT 0 /* WKUP_JD2_RISE */
- #define ARIZONA_WKUP_JD2_RISE_WIDTH 1 /* WKUP_JD2_RISE */
- /*
- * R65 (0x41) - Sequence control
- */
- #define ARIZONA_WSEQ_ENA_GP5_FALL 0x0020 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_FALL_MASK 0x0020 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_FALL_SHIFT 5 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_FALL_WIDTH 1 /* WSEQ_ENA_GP5_FALL */
- #define ARIZONA_WSEQ_ENA_GP5_RISE 0x0010 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_GP5_RISE_MASK 0x0010 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_GP5_RISE_SHIFT 4 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_GP5_RISE_WIDTH 1 /* WSEQ_ENA_GP5_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_FALL 0x0008 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_FALL_MASK 0x0008 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_FALL_SHIFT 3 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_FALL_WIDTH 1 /* WSEQ_ENA_JD1_FALL */
- #define ARIZONA_WSEQ_ENA_JD1_RISE 0x0004 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_RISE_MASK 0x0004 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_RISE_SHIFT 2 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD1_RISE_WIDTH 1 /* WSEQ_ENA_JD1_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_FALL 0x0002 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_FALL_MASK 0x0002 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_FALL_SHIFT 1 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_FALL_WIDTH 1 /* WSEQ_ENA_JD2_FALL */
- #define ARIZONA_WSEQ_ENA_JD2_RISE 0x0001 /* WSEQ_ENA_JD2_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_RISE_MASK 0x0001 /* WSEQ_ENA_JD2_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_RISE_SHIFT 0 /* WSEQ_ENA_JD2_RISE */
- #define ARIZONA_WSEQ_ENA_JD2_RISE_WIDTH 1 /* WSEQ_ENA_JD2_RISE */
- /*
- * R97 (0x61) - Sample Rate Sequence Select 1
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
- /*
- * R98 (0x62) - Sample Rate Sequence Select 2
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
- /*
- * R99 (0x63) - Sample Rate Sequence Select 3
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
- /*
- * R100 (0x64) - Sample Rate Sequence Select 4
- */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_MASK 0x01FF /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_SHIFT 0 /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_WIDTH 9 /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
- /*
- * R104 (0x68) - Always On Triggers Sequence Select 1
- */
- #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
- /*
- * R105 (0x69) - Always On Triggers Sequence Select 2
- */
- #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
- /*
- * R106 (0x6A) - Always On Triggers Sequence Select 3
- */
- #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
- /*
- * R107 (0x6B) - Always On Triggers Sequence Select 4
- */
- #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
- /*
- * R108 (0x6C) - Always On Triggers Sequence Select 5
- */
- #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_SHIFT 0 /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_WIDTH 9 /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
- /*
- * R109 (0x6D) - Always On Triggers Sequence Select 6
- */
- #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_MASK 0x01FF /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_SHIFT 0 /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
- #define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_WIDTH 9 /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
- /*
- * R112 (0x70) - Comfort Noise Generator
- */
- #define ARIZONA_NOISE_GEN_RATE_MASK 0x7800 /* NOISE_GEN_RATE - [14:11] */
- #define ARIZONA_NOISE_GEN_RATE_SHIFT 11 /* NOISE_GEN_RATE - [14:11] */
- #define ARIZONA_NOISE_GEN_RATE_WIDTH 4 /* NOISE_GEN_RATE - [14:11] */
- #define ARIZONA_NOISE_GEN_ENA 0x0020 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_ENA_MASK 0x0020 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_ENA_SHIFT 5 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_ENA_WIDTH 1 /* NOISE_GEN_ENA */
- #define ARIZONA_NOISE_GEN_GAIN_MASK 0x001F /* NOISE_GEN_GAIN - [4:0] */
- #define ARIZONA_NOISE_GEN_GAIN_SHIFT 0 /* NOISE_GEN_GAIN - [4:0] */
- #define ARIZONA_NOISE_GEN_GAIN_WIDTH 5 /* NOISE_GEN_GAIN - [4:0] */
- /*
- * R144 (0x90) - Haptics Control 1
- */
- #define ARIZONA_HAP_RATE_MASK 0x7800 /* HAP_RATE - [14:11] */
- #define ARIZONA_HAP_RATE_SHIFT 11 /* HAP_RATE - [14:11] */
- #define ARIZONA_HAP_RATE_WIDTH 4 /* HAP_RATE - [14:11] */
- #define ARIZONA_ONESHOT_TRIG 0x0010 /* ONESHOT_TRIG */
- #define ARIZONA_ONESHOT_TRIG_MASK 0x0010 /* ONESHOT_TRIG */
- #define ARIZONA_ONESHOT_TRIG_SHIFT 4 /* ONESHOT_TRIG */
- #define ARIZONA_ONESHOT_TRIG_WIDTH 1 /* ONESHOT_TRIG */
- #define ARIZONA_HAP_CTRL_MASK 0x000C /* HAP_CTRL - [3:2] */
- #define ARIZONA_HAP_CTRL_SHIFT 2 /* HAP_CTRL - [3:2] */
- #define ARIZONA_HAP_CTRL_WIDTH 2 /* HAP_CTRL - [3:2] */
- #define ARIZONA_HAP_ACT 0x0002 /* HAP_ACT */
- #define ARIZONA_HAP_ACT_MASK 0x0002 /* HAP_ACT */
- #define ARIZONA_HAP_ACT_SHIFT 1 /* HAP_ACT */
- #define ARIZONA_HAP_ACT_WIDTH 1 /* HAP_ACT */
- /*
- * R145 (0x91) - Haptics Control 2
- */
- #define ARIZONA_LRA_FREQ_MASK 0x7FFF /* LRA_FREQ - [14:0] */
- #define ARIZONA_LRA_FREQ_SHIFT 0 /* LRA_FREQ - [14:0] */
- #define ARIZONA_LRA_FREQ_WIDTH 15 /* LRA_FREQ - [14:0] */
- /*
- * R146 (0x92) - Haptics phase 1 intensity
- */
- #define ARIZONA_PHASE1_INTENSITY_MASK 0x00FF /* PHASE1_INTENSITY - [7:0] */
- #define ARIZONA_PHASE1_INTENSITY_SHIFT 0 /* PHASE1_INTENSITY - [7:0] */
- #define ARIZONA_PHASE1_INTENSITY_WIDTH 8 /* PHASE1_INTENSITY - [7:0] */
- /*
- * R147 (0x93) - Haptics phase 1 duration
- */
- #define ARIZONA_PHASE1_DURATION_MASK 0x01FF /* PHASE1_DURATION - [8:0] */
- #define ARIZONA_PHASE1_DURATION_SHIFT 0 /* PHASE1_DURATION - [8:0] */
- #define ARIZONA_PHASE1_DURATION_WIDTH 9 /* PHASE1_DURATION - [8:0] */
- /*
- * R148 (0x94) - Haptics phase 2 intensity
- */
- #define ARIZONA_PHASE2_INTENSITY_MASK 0x00FF /* PHASE2_INTENSITY - [7:0] */
- #define ARIZONA_PHASE2_INTENSITY_SHIFT 0 /* PHASE2_INTENSITY - [7:0] */
- #define ARIZONA_PHASE2_INTENSITY_WIDTH 8 /* PHASE2_INTENSITY - [7:0] */
- /*
- * R149 (0x95) - Haptics phase 2 duration
- */
- #define ARIZONA_PHASE2_DURATION_MASK 0x07FF /* PHASE2_DURATION - [10:0] */
- #define ARIZONA_PHASE2_DURATION_SHIFT 0 /* PHASE2_DURATION - [10:0] */
- #define ARIZONA_PHASE2_DURATION_WIDTH 11 /* PHASE2_DURATION - [10:0] */
- /*
- * R150 (0x96) - Haptics phase 3 intensity
- */
- #define ARIZONA_PHASE3_INTENSITY_MASK 0x00FF /* PHASE3_INTENSITY - [7:0] */
- #define ARIZONA_PHASE3_INTENSITY_SHIFT 0 /* PHASE3_INTENSITY - [7:0] */
- #define ARIZONA_PHASE3_INTENSITY_WIDTH 8 /* PHASE3_INTENSITY - [7:0] */
- /*
- * R151 (0x97) - Haptics phase 3 duration
- */
- #define ARIZONA_PHASE3_DURATION_MASK 0x01FF /* PHASE3_DURATION - [8:0] */
- #define ARIZONA_PHASE3_DURATION_SHIFT 0 /* PHASE3_DURATION - [8:0] */
- #define ARIZONA_PHASE3_DURATION_WIDTH 9 /* PHASE3_DURATION - [8:0] */
- /*
- * R152 (0x98) - Haptics Status
- */
- #define ARIZONA_ONESHOT_STS 0x0001 /* ONESHOT_STS */
- #define ARIZONA_ONESHOT_STS_MASK 0x0001 /* ONESHOT_STS */
- #define ARIZONA_ONESHOT_STS_SHIFT 0 /* ONESHOT_STS */
- #define ARIZONA_ONESHOT_STS_WIDTH 1 /* ONESHOT_STS */
- /*
- * R256 (0x100) - Clock 32k 1
- */
- #define ARIZONA_CLK_32K_ENA 0x0040 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_ENA_MASK 0x0040 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_ENA_SHIFT 6 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_ENA_WIDTH 1 /* CLK_32K_ENA */
- #define ARIZONA_CLK_32K_SRC_MASK 0x0003 /* CLK_32K_SRC - [1:0] */
- #define ARIZONA_CLK_32K_SRC_SHIFT 0 /* CLK_32K_SRC - [1:0] */
- #define ARIZONA_CLK_32K_SRC_WIDTH 2 /* CLK_32K_SRC - [1:0] */
- /*
- * R257 (0x101) - System Clock 1
- */
- #define ARIZONA_SYSCLK_FRAC 0x8000 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FRAC_MASK 0x8000 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FRAC_SHIFT 15 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FRAC_WIDTH 1 /* SYSCLK_FRAC */
- #define ARIZONA_SYSCLK_FREQ_MASK 0x0700 /* SYSCLK_FREQ - [10:8] */
- #define ARIZONA_SYSCLK_FREQ_SHIFT 8 /* SYSCLK_FREQ - [10:8] */
- #define ARIZONA_SYSCLK_FREQ_WIDTH 3 /* SYSCLK_FREQ - [10:8] */
- #define ARIZONA_SYSCLK_ENA 0x0040 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_ENA_MASK 0x0040 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_ENA_SHIFT 6 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_ENA_WIDTH 1 /* SYSCLK_ENA */
- #define ARIZONA_SYSCLK_SRC_MASK 0x000F /* SYSCLK_SRC - [3:0] */
- #define ARIZONA_SYSCLK_SRC_SHIFT 0 /* SYSCLK_SRC - [3:0] */
- #define ARIZONA_SYSCLK_SRC_WIDTH 4 /* SYSCLK_SRC - [3:0] */
- /*
- * R258 (0x102) - Sample rate 1
- */
- #define ARIZONA_SAMPLE_RATE_1_MASK 0x001F /* SAMPLE_RATE_1 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_SHIFT 0 /* SAMPLE_RATE_1 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_WIDTH 5 /* SAMPLE_RATE_1 - [4:0] */
- /*
- * R259 (0x103) - Sample rate 2
- */
- #define ARIZONA_SAMPLE_RATE_2_MASK 0x001F /* SAMPLE_RATE_2 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_SHIFT 0 /* SAMPLE_RATE_2 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_WIDTH 5 /* SAMPLE_RATE_2 - [4:0] */
- /*
- * R260 (0x104) - Sample rate 3
- */
- #define ARIZONA_SAMPLE_RATE_3_MASK 0x001F /* SAMPLE_RATE_3 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_SHIFT 0 /* SAMPLE_RATE_3 - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_WIDTH 5 /* SAMPLE_RATE_3 - [4:0] */
- /*
- * R266 (0x10A) - Sample rate 1 status
- */
- #define ARIZONA_SAMPLE_RATE_1_STS_MASK 0x001F /* SAMPLE_RATE_1_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_STS_SHIFT 0 /* SAMPLE_RATE_1_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_1_STS_WIDTH 5 /* SAMPLE_RATE_1_STS - [4:0] */
- /*
- * R267 (0x10B) - Sample rate 2 status
- */
- #define ARIZONA_SAMPLE_RATE_2_STS_MASK 0x001F /* SAMPLE_RATE_2_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_STS_SHIFT 0 /* SAMPLE_RATE_2_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_2_STS_WIDTH 5 /* SAMPLE_RATE_2_STS - [4:0] */
- /*
- * R268 (0x10C) - Sample rate 3 status
- */
- #define ARIZONA_SAMPLE_RATE_3_STS_MASK 0x001F /* SAMPLE_RATE_3_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_STS_SHIFT 0 /* SAMPLE_RATE_3_STS - [4:0] */
- #define ARIZONA_SAMPLE_RATE_3_STS_WIDTH 5 /* SAMPLE_RATE_3_STS - [4:0] */
- /*
- * R274 (0x112) - Async clock 1
- */
- #define ARIZONA_ASYNC_CLK_FREQ_MASK 0x0700 /* ASYNC_CLK_FREQ - [10:8] */
- #define ARIZONA_ASYNC_CLK_FREQ_SHIFT 8 /* ASYNC_CLK_FREQ - [10:8] */
- #define ARIZONA_ASYNC_CLK_FREQ_WIDTH 3 /* ASYNC_CLK_FREQ - [10:8] */
- #define ARIZONA_ASYNC_CLK_ENA 0x0040 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_ENA_MASK 0x0040 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_ENA_SHIFT 6 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_ENA_WIDTH 1 /* ASYNC_CLK_ENA */
- #define ARIZONA_ASYNC_CLK_SRC_MASK 0x000F /* ASYNC_CLK_SRC - [3:0] */
- #define ARIZONA_ASYNC_CLK_SRC_SHIFT 0 /* ASYNC_CLK_SRC - [3:0] */
- #define ARIZONA_ASYNC_CLK_SRC_WIDTH 4 /* ASYNC_CLK_SRC - [3:0] */
- /*
- * R275 (0x113) - Async sample rate 1
- */
- #define ARIZONA_ASYNC_SAMPLE_RATE_MASK 0x001F /* ASYNC_SAMPLE_RATE - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_SHIFT 0 /* ASYNC_SAMPLE_RATE - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_WIDTH 5 /* ASYNC_SAMPLE_RATE - [4:0] */
- /*
- * R283 (0x11B) - Async sample rate 1 status
- */
- #define ARIZONA_ASYNC_SAMPLE_RATE_STS_MASK 0x001F /* ASYNC_SAMPLE_RATE_STS - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_STS_SHIFT 0 /* ASYNC_SAMPLE_RATE_STS - [4:0] */
- #define ARIZONA_ASYNC_SAMPLE_RATE_STS_WIDTH 5 /* ASYNC_SAMPLE_RATE_STS - [4:0] */
- /*
- * R329 (0x149) - Output system clock
- */
- #define ARIZONA_OPCLK_ENA 0x8000 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_ENA_MASK 0x8000 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_ENA_SHIFT 15 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_ENA_WIDTH 1 /* OPCLK_ENA */
- #define ARIZONA_OPCLK_DIV_MASK 0x00F8 /* OPCLK_DIV - [7:3] */
- #define ARIZONA_OPCLK_DIV_SHIFT 3 /* OPCLK_DIV - [7:3] */
- #define ARIZONA_OPCLK_DIV_WIDTH 5 /* OPCLK_DIV - [7:3] */
- #define ARIZONA_OPCLK_SEL_MASK 0x0007 /* OPCLK_SEL - [2:0] */
- #define ARIZONA_OPCLK_SEL_SHIFT 0 /* OPCLK_SEL - [2:0] */
- #define ARIZONA_OPCLK_SEL_WIDTH 3 /* OPCLK_SEL - [2:0] */
- /*
- * R330 (0x14A) - Output async clock
- */
- #define ARIZONA_OPCLK_ASYNC_ENA 0x8000 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_ENA_MASK 0x8000 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_ENA_SHIFT 15 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_ENA_WIDTH 1 /* OPCLK_ASYNC_ENA */
- #define ARIZONA_OPCLK_ASYNC_DIV_MASK 0x00F8 /* OPCLK_ASYNC_DIV - [7:3] */
- #define ARIZONA_OPCLK_ASYNC_DIV_SHIFT 3 /* OPCLK_ASYNC_DIV - [7:3] */
- #define ARIZONA_OPCLK_ASYNC_DIV_WIDTH 5 /* OPCLK_ASYNC_DIV - [7:3] */
- #define ARIZONA_OPCLK_ASYNC_SEL_MASK 0x0007 /* OPCLK_ASYNC_SEL - [2:0] */
- #define ARIZONA_OPCLK_ASYNC_SEL_SHIFT 0 /* OPCLK_ASYNC_SEL - [2:0] */
- #define ARIZONA_OPCLK_ASYNC_SEL_WIDTH 3 /* OPCLK_ASYNC_SEL - [2:0] */
- /*
- * R338 (0x152) - Rate Estimator 1
- */
- #define ARIZONA_TRIG_ON_STARTUP 0x0010 /* TRIG_ON_STARTUP */
- #define ARIZONA_TRIG_ON_STARTUP_MASK 0x0010 /* TRIG_ON_STARTUP */
- #define ARIZONA_TRIG_ON_STARTUP_SHIFT 4 /* TRIG_ON_STARTUP */
- #define ARIZONA_TRIG_ON_STARTUP_WIDTH 1 /* TRIG_ON_STARTUP */
- #define ARIZONA_LRCLK_SRC_MASK 0x000E /* LRCLK_SRC - [3:1] */
- #define ARIZONA_LRCLK_SRC_SHIFT 1 /* LRCLK_SRC - [3:1] */
- #define ARIZONA_LRCLK_SRC_WIDTH 3 /* LRCLK_SRC - [3:1] */
- #define ARIZONA_RATE_EST_ENA 0x0001 /* RATE_EST_ENA */
- #define ARIZONA_RATE_EST_ENA_MASK 0x0001 /* RATE_EST_ENA */
- #define ARIZONA_RATE_EST_ENA_SHIFT 0 /* RATE_EST_ENA */
- #define ARIZONA_RATE_EST_ENA_WIDTH 1 /* RATE_EST_ENA */
- /*
- * R339 (0x153) - Rate Estimator 2
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_A_MASK 0x001F /* SAMPLE_RATE_DETECT_A - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_A_SHIFT 0 /* SAMPLE_RATE_DETECT_A - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_A_WIDTH 5 /* SAMPLE_RATE_DETECT_A - [4:0] */
- /*
- * R340 (0x154) - Rate Estimator 3
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_B_MASK 0x001F /* SAMPLE_RATE_DETECT_B - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_B_SHIFT 0 /* SAMPLE_RATE_DETECT_B - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_B_WIDTH 5 /* SAMPLE_RATE_DETECT_B - [4:0] */
- /*
- * R341 (0x155) - Rate Estimator 4
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_C_MASK 0x001F /* SAMPLE_RATE_DETECT_C - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_C_SHIFT 0 /* SAMPLE_RATE_DETECT_C - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_C_WIDTH 5 /* SAMPLE_RATE_DETECT_C - [4:0] */
- /*
- * R342 (0x156) - Rate Estimator 5
- */
- #define ARIZONA_SAMPLE_RATE_DETECT_D_MASK 0x001F /* SAMPLE_RATE_DETECT_D - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_D_SHIFT 0 /* SAMPLE_RATE_DETECT_D - [4:0] */
- #define ARIZONA_SAMPLE_RATE_DETECT_D_WIDTH 5 /* SAMPLE_RATE_DETECT_D - [4:0] */
- /*
- * R369 (0x171) - FLL1 Control 1
- */
- #define ARIZONA_FLL1_FREERUN 0x0002 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_FREERUN_MASK 0x0002 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_FREERUN_SHIFT 1 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_FREERUN_WIDTH 1 /* FLL1_FREERUN */
- #define ARIZONA_FLL1_ENA 0x0001 /* FLL1_ENA */
- #define ARIZONA_FLL1_ENA_MASK 0x0001 /* FLL1_ENA */
- #define ARIZONA_FLL1_ENA_SHIFT 0 /* FLL1_ENA */
- #define ARIZONA_FLL1_ENA_WIDTH 1 /* FLL1_ENA */
- /*
- * R370 (0x172) - FLL1 Control 2
- */
- #define ARIZONA_FLL1_CTRL_UPD 0x8000 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_CTRL_UPD_MASK 0x8000 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_CTRL_UPD_SHIFT 15 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_CTRL_UPD_WIDTH 1 /* FLL1_CTRL_UPD */
- #define ARIZONA_FLL1_N_MASK 0x03FF /* FLL1_N - [9:0] */
- #define ARIZONA_FLL1_N_SHIFT 0 /* FLL1_N - [9:0] */
- #define ARIZONA_FLL1_N_WIDTH 10 /* FLL1_N - [9:0] */
- /*
- * R371 (0x173) - FLL1 Control 3
- */
- #define ARIZONA_FLL1_THETA_MASK 0xFFFF /* FLL1_THETA - [15:0] */
- #define ARIZONA_FLL1_THETA_SHIFT 0 /* FLL1_THETA - [15:0] */
- #define ARIZONA_FLL1_THETA_WIDTH 16 /* FLL1_THETA - [15:0] */
- /*
- * R372 (0x174) - FLL1 Control 4
- */
- #define ARIZONA_FLL1_LAMBDA_MASK 0xFFFF /* FLL1_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_LAMBDA_SHIFT 0 /* FLL1_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_LAMBDA_WIDTH 16 /* FLL1_LAMBDA - [15:0] */
- /*
- * R373 (0x175) - FLL1 Control 5
- */
- #define ARIZONA_FLL1_FRATIO_MASK 0x0700 /* FLL1_FRATIO - [10:8] */
- #define ARIZONA_FLL1_FRATIO_SHIFT 8 /* FLL1_FRATIO - [10:8] */
- #define ARIZONA_FLL1_FRATIO_WIDTH 3 /* FLL1_FRATIO - [10:8] */
- #define ARIZONA_FLL1_OUTDIV_MASK 0x000E /* FLL1_OUTDIV - [3:1] */
- #define ARIZONA_FLL1_OUTDIV_SHIFT 1 /* FLL1_OUTDIV - [3:1] */
- #define ARIZONA_FLL1_OUTDIV_WIDTH 3 /* FLL1_OUTDIV - [3:1] */
- /*
- * R374 (0x176) - FLL1 Control 6
- */
- #define ARIZONA_FLL1_CLK_REF_DIV_MASK 0x00C0 /* FLL1_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_REF_DIV_SHIFT 6 /* FLL1_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_REF_DIV_WIDTH 2 /* FLL1_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_REF_SRC_MASK 0x000F /* FLL1_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_REF_SRC_SHIFT 0 /* FLL1_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_REF_SRC_WIDTH 4 /* FLL1_CLK_REF_SRC - [3:0] */
- /*
- * R375 (0x177) - FLL1 Loop Filter Test 1
- */
- #define ARIZONA_FLL1_FRC_INTEG_UPD 0x8000 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_UPD_MASK 0x8000 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_UPD_SHIFT 15 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_UPD_WIDTH 1 /* FLL1_FRC_INTEG_UPD */
- #define ARIZONA_FLL1_FRC_INTEG_VAL_MASK 0x0FFF /* FLL1_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL1_FRC_INTEG_VAL_SHIFT 0 /* FLL1_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL1_FRC_INTEG_VAL_WIDTH 12 /* FLL1_FRC_INTEG_VAL - [11:0] */
- /*
- * R385 (0x181) - FLL1 Synchroniser 1
- */
- #define ARIZONA_FLL1_SYNC_ENA 0x0001 /* FLL1_SYNC_ENA */
- #define ARIZONA_FLL1_SYNC_ENA_MASK 0x0001 /* FLL1_SYNC_ENA */
- #define ARIZONA_FLL1_SYNC_ENA_SHIFT 0 /* FLL1_SYNC_ENA */
- #define ARIZONA_FLL1_SYNC_ENA_WIDTH 1 /* FLL1_SYNC_ENA */
- /*
- * R386 (0x182) - FLL1 Synchroniser 2
- */
- #define ARIZONA_FLL1_SYNC_N_MASK 0x03FF /* FLL1_SYNC_N - [9:0] */
- #define ARIZONA_FLL1_SYNC_N_SHIFT 0 /* FLL1_SYNC_N - [9:0] */
- #define ARIZONA_FLL1_SYNC_N_WIDTH 10 /* FLL1_SYNC_N - [9:0] */
- /*
- * R387 (0x183) - FLL1 Synchroniser 3
- */
- #define ARIZONA_FLL1_SYNC_THETA_MASK 0xFFFF /* FLL1_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL1_SYNC_THETA_SHIFT 0 /* FLL1_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL1_SYNC_THETA_WIDTH 16 /* FLL1_SYNC_THETA - [15:0] */
- /*
- * R388 (0x184) - FLL1 Synchroniser 4
- */
- #define ARIZONA_FLL1_SYNC_LAMBDA_MASK 0xFFFF /* FLL1_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_SYNC_LAMBDA_SHIFT 0 /* FLL1_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL1_SYNC_LAMBDA_WIDTH 16 /* FLL1_SYNC_LAMBDA - [15:0] */
- /*
- * R389 (0x185) - FLL1 Synchroniser 5
- */
- #define ARIZONA_FLL1_SYNC_FRATIO_MASK 0x0700 /* FLL1_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL1_SYNC_FRATIO_SHIFT 8 /* FLL1_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL1_SYNC_FRATIO_WIDTH 3 /* FLL1_SYNC_FRATIO - [10:8] */
- /*
- * R390 (0x186) - FLL1 Synchroniser 6
- */
- #define ARIZONA_FLL1_CLK_SYNC_DIV_MASK 0x00C0 /* FLL1_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_SYNC_DIV_SHIFT 6 /* FLL1_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_SYNC_DIV_WIDTH 2 /* FLL1_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL1_CLK_SYNC_SRC_MASK 0x000F /* FLL1_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_SYNC_SRC_SHIFT 0 /* FLL1_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL1_CLK_SYNC_SRC_WIDTH 4 /* FLL1_CLK_SYNC_SRC - [3:0] */
- /*
- * R393 (0x189) - FLL1 Spread Spectrum
- */
- #define ARIZONA_FLL1_SS_AMPL_MASK 0x0030 /* FLL1_SS_AMPL - [5:4] */
- #define ARIZONA_FLL1_SS_AMPL_SHIFT 4 /* FLL1_SS_AMPL - [5:4] */
- #define ARIZONA_FLL1_SS_AMPL_WIDTH 2 /* FLL1_SS_AMPL - [5:4] */
- #define ARIZONA_FLL1_SS_FREQ_MASK 0x000C /* FLL1_SS_FREQ - [3:2] */
- #define ARIZONA_FLL1_SS_FREQ_SHIFT 2 /* FLL1_SS_FREQ - [3:2] */
- #define ARIZONA_FLL1_SS_FREQ_WIDTH 2 /* FLL1_SS_FREQ - [3:2] */
- #define ARIZONA_FLL1_SS_SEL_MASK 0x0003 /* FLL1_SS_SEL - [1:0] */
- #define ARIZONA_FLL1_SS_SEL_SHIFT 0 /* FLL1_SS_SEL - [1:0] */
- #define ARIZONA_FLL1_SS_SEL_WIDTH 2 /* FLL1_SS_SEL - [1:0] */
- /*
- * R394 (0x18A) - FLL1 GPIO Clock
- */
- #define ARIZONA_FLL1_GPDIV_MASK 0x00FE /* FLL1_GPDIV - [7:1] */
- #define ARIZONA_FLL1_GPDIV_SHIFT 1 /* FLL1_GPDIV - [7:1] */
- #define ARIZONA_FLL1_GPDIV_WIDTH 7 /* FLL1_GPDIV - [7:1] */
- #define ARIZONA_FLL1_GPDIV_ENA 0x0001 /* FLL1_GPDIV_ENA */
- #define ARIZONA_FLL1_GPDIV_ENA_MASK 0x0001 /* FLL1_GPDIV_ENA */
- #define ARIZONA_FLL1_GPDIV_ENA_SHIFT 0 /* FLL1_GPDIV_ENA */
- #define ARIZONA_FLL1_GPDIV_ENA_WIDTH 1 /* FLL1_GPDIV_ENA */
- /*
- * R401 (0x191) - FLL2 Control 1
- */
- #define ARIZONA_FLL2_FREERUN 0x0002 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_FREERUN_MASK 0x0002 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_FREERUN_SHIFT 1 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_FREERUN_WIDTH 1 /* FLL2_FREERUN */
- #define ARIZONA_FLL2_ENA 0x0001 /* FLL2_ENA */
- #define ARIZONA_FLL2_ENA_MASK 0x0001 /* FLL2_ENA */
- #define ARIZONA_FLL2_ENA_SHIFT 0 /* FLL2_ENA */
- #define ARIZONA_FLL2_ENA_WIDTH 1 /* FLL2_ENA */
- /*
- * R402 (0x192) - FLL2 Control 2
- */
- #define ARIZONA_FLL2_CTRL_UPD 0x8000 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_CTRL_UPD_MASK 0x8000 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_CTRL_UPD_SHIFT 15 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_CTRL_UPD_WIDTH 1 /* FLL2_CTRL_UPD */
- #define ARIZONA_FLL2_N_MASK 0x03FF /* FLL2_N - [9:0] */
- #define ARIZONA_FLL2_N_SHIFT 0 /* FLL2_N - [9:0] */
- #define ARIZONA_FLL2_N_WIDTH 10 /* FLL2_N - [9:0] */
- /*
- * R403 (0x193) - FLL2 Control 3
- */
- #define ARIZONA_FLL2_THETA_MASK 0xFFFF /* FLL2_THETA - [15:0] */
- #define ARIZONA_FLL2_THETA_SHIFT 0 /* FLL2_THETA - [15:0] */
- #define ARIZONA_FLL2_THETA_WIDTH 16 /* FLL2_THETA - [15:0] */
- /*
- * R404 (0x194) - FLL2 Control 4
- */
- #define ARIZONA_FLL2_LAMBDA_MASK 0xFFFF /* FLL2_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_LAMBDA_SHIFT 0 /* FLL2_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_LAMBDA_WIDTH 16 /* FLL2_LAMBDA - [15:0] */
- /*
- * R405 (0x195) - FLL2 Control 5
- */
- #define ARIZONA_FLL2_FRATIO_MASK 0x0700 /* FLL2_FRATIO - [10:8] */
- #define ARIZONA_FLL2_FRATIO_SHIFT 8 /* FLL2_FRATIO - [10:8] */
- #define ARIZONA_FLL2_FRATIO_WIDTH 3 /* FLL2_FRATIO - [10:8] */
- #define ARIZONA_FLL2_OUTDIV_MASK 0x000E /* FLL2_OUTDIV - [3:1] */
- #define ARIZONA_FLL2_OUTDIV_SHIFT 1 /* FLL2_OUTDIV - [3:1] */
- #define ARIZONA_FLL2_OUTDIV_WIDTH 3 /* FLL2_OUTDIV - [3:1] */
- /*
- * R406 (0x196) - FLL2 Control 6
- */
- #define ARIZONA_FLL2_CLK_REF_DIV_MASK 0x00C0 /* FLL2_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_REF_DIV_SHIFT 6 /* FLL2_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_REF_DIV_WIDTH 2 /* FLL2_CLK_REF_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_REF_SRC_MASK 0x000F /* FLL2_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_REF_SRC_SHIFT 0 /* FLL2_CLK_REF_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_REF_SRC_WIDTH 4 /* FLL2_CLK_REF_SRC - [3:0] */
- /*
- * R407 (0x197) - FLL2 Loop Filter Test 1
- */
- #define ARIZONA_FLL2_FRC_INTEG_UPD 0x8000 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_UPD_MASK 0x8000 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_UPD_SHIFT 15 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_UPD_WIDTH 1 /* FLL2_FRC_INTEG_UPD */
- #define ARIZONA_FLL2_FRC_INTEG_VAL_MASK 0x0FFF /* FLL2_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL2_FRC_INTEG_VAL_SHIFT 0 /* FLL2_FRC_INTEG_VAL - [11:0] */
- #define ARIZONA_FLL2_FRC_INTEG_VAL_WIDTH 12 /* FLL2_FRC_INTEG_VAL - [11:0] */
- /*
- * R417 (0x1A1) - FLL2 Synchroniser 1
- */
- #define ARIZONA_FLL2_SYNC_ENA 0x0001 /* FLL2_SYNC_ENA */
- #define ARIZONA_FLL2_SYNC_ENA_MASK 0x0001 /* FLL2_SYNC_ENA */
- #define ARIZONA_FLL2_SYNC_ENA_SHIFT 0 /* FLL2_SYNC_ENA */
- #define ARIZONA_FLL2_SYNC_ENA_WIDTH 1 /* FLL2_SYNC_ENA */
- /*
- * R418 (0x1A2) - FLL2 Synchroniser 2
- */
- #define ARIZONA_FLL2_SYNC_N_MASK 0x03FF /* FLL2_SYNC_N - [9:0] */
- #define ARIZONA_FLL2_SYNC_N_SHIFT 0 /* FLL2_SYNC_N - [9:0] */
- #define ARIZONA_FLL2_SYNC_N_WIDTH 10 /* FLL2_SYNC_N - [9:0] */
- /*
- * R419 (0x1A3) - FLL2 Synchroniser 3
- */
- #define ARIZONA_FLL2_SYNC_THETA_MASK 0xFFFF /* FLL2_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL2_SYNC_THETA_SHIFT 0 /* FLL2_SYNC_THETA - [15:0] */
- #define ARIZONA_FLL2_SYNC_THETA_WIDTH 16 /* FLL2_SYNC_THETA - [15:0] */
- /*
- * R420 (0x1A4) - FLL2 Synchroniser 4
- */
- #define ARIZONA_FLL2_SYNC_LAMBDA_MASK 0xFFFF /* FLL2_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_SYNC_LAMBDA_SHIFT 0 /* FLL2_SYNC_LAMBDA - [15:0] */
- #define ARIZONA_FLL2_SYNC_LAMBDA_WIDTH 16 /* FLL2_SYNC_LAMBDA - [15:0] */
- /*
- * R421 (0x1A5) - FLL2 Synchroniser 5
- */
- #define ARIZONA_FLL2_SYNC_FRATIO_MASK 0x0700 /* FLL2_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL2_SYNC_FRATIO_SHIFT 8 /* FLL2_SYNC_FRATIO - [10:8] */
- #define ARIZONA_FLL2_SYNC_FRATIO_WIDTH 3 /* FLL2_SYNC_FRATIO - [10:8] */
- /*
- * R422 (0x1A6) - FLL2 Synchroniser 6
- */
- #define ARIZONA_FLL2_CLK_SYNC_DIV_MASK 0x00C0 /* FLL2_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_SYNC_DIV_SHIFT 6 /* FLL2_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_SYNC_DIV_WIDTH 2 /* FLL2_CLK_SYNC_DIV - [7:6] */
- #define ARIZONA_FLL2_CLK_SYNC_SRC_MASK 0x000F /* FLL2_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_SYNC_SRC_SHIFT 0 /* FLL2_CLK_SYNC_SRC - [3:0] */
- #define ARIZONA_FLL2_CLK_SYNC_SRC_WIDTH 4 /* FLL2_CLK_SYNC_SRC - [3:0] */
- /*
- * R425 (0x1A9) - FLL2 Spread Spectrum
- */
- #define ARIZONA_FLL2_SS_AMPL_MASK 0x0030 /* FLL2_SS_AMPL - [5:4] */
- #define ARIZONA_FLL2_SS_AMPL_SHIFT 4 /* FLL2_SS_AMPL - [5:4] */
- #define ARIZONA_FLL2_SS_AMPL_WIDTH 2 /* FLL2_SS_AMPL - [5:4] */
- #define ARIZONA_FLL2_SS_FREQ_MASK 0x000C /* FLL2_SS_FREQ - [3:2] */
- #define ARIZONA_FLL2_SS_FREQ_SHIFT 2 /* FLL2_SS_FREQ - [3:2] */
- #define ARIZONA_FLL2_SS_FREQ_WIDTH 2 /* FLL2_SS_FREQ - [3:2] */
- #define ARIZONA_FLL2_SS_SEL_MASK 0x0003 /* FLL2_SS_SEL - [1:0] */
- #define ARIZONA_FLL2_SS_SEL_SHIFT 0 /* FLL2_SS_SEL - [1:0] */
- #define ARIZONA_FLL2_SS_SEL_WIDTH 2 /* FLL2_SS_SEL - [1:0] */
- /*
- * R426 (0x1AA) - FLL2 GPIO Clock
- */
- #define ARIZONA_FLL2_GPDIV_MASK 0x00FE /* FLL2_GPDIV - [7:1] */
- #define ARIZONA_FLL2_GPDIV_SHIFT 1 /* FLL2_GPDIV - [7:1] */
- #define ARIZONA_FLL2_GPDIV_WIDTH 7 /* FLL2_GPDIV - [7:1] */
- #define ARIZONA_FLL2_GPDIV_ENA 0x0001 /* FLL2_GPDIV_ENA */
- #define ARIZONA_FLL2_GPDIV_ENA_MASK 0x0001 /* FLL2_GPDIV_ENA */
- #define ARIZONA_FLL2_GPDIV_ENA_SHIFT 0 /* FLL2_GPDIV_ENA */
- #define ARIZONA_FLL2_GPDIV_ENA_WIDTH 1 /* FLL2_GPDIV_ENA */
- /*
- * R512 (0x200) - Mic Charge Pump 1
- */
- #define ARIZONA_CPMIC_DISCH 0x0004 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_DISCH_MASK 0x0004 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_DISCH_SHIFT 2 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_DISCH_WIDTH 1 /* CPMIC_DISCH */
- #define ARIZONA_CPMIC_BYPASS 0x0002 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_BYPASS_MASK 0x0002 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_BYPASS_SHIFT 1 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_BYPASS_WIDTH 1 /* CPMIC_BYPASS */
- #define ARIZONA_CPMIC_ENA 0x0001 /* CPMIC_ENA */
- #define ARIZONA_CPMIC_ENA_MASK 0x0001 /* CPMIC_ENA */
- #define ARIZONA_CPMIC_ENA_SHIFT 0 /* CPMIC_ENA */
- #define ARIZONA_CPMIC_ENA_WIDTH 1 /* CPMIC_ENA */
- /*
- * R528 (0x210) - LDO1 Control 1
- */
- #define ARIZONA_LDO1_VSEL_MASK 0x07E0 /* LDO1_VSEL - [10:5] */
- #define ARIZONA_LDO1_VSEL_SHIFT 5 /* LDO1_VSEL - [10:5] */
- #define ARIZONA_LDO1_VSEL_WIDTH 6 /* LDO1_VSEL - [10:5] */
- #define ARIZONA_LDO1_FAST 0x0010 /* LDO1_FAST */
- #define ARIZONA_LDO1_FAST_MASK 0x0010 /* LDO1_FAST */
- #define ARIZONA_LDO1_FAST_SHIFT 4 /* LDO1_FAST */
- #define ARIZONA_LDO1_FAST_WIDTH 1 /* LDO1_FAST */
- #define ARIZONA_LDO1_DISCH 0x0004 /* LDO1_DISCH */
- #define ARIZONA_LDO1_DISCH_MASK 0x0004 /* LDO1_DISCH */
- #define ARIZONA_LDO1_DISCH_SHIFT 2 /* LDO1_DISCH */
- #define ARIZONA_LDO1_DISCH_WIDTH 1 /* LDO1_DISCH */
- #define ARIZONA_LDO1_BYPASS 0x0002 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_BYPASS_MASK 0x0002 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_BYPASS_SHIFT 1 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_BYPASS_WIDTH 1 /* LDO1_BYPASS */
- #define ARIZONA_LDO1_ENA 0x0001 /* LDO1_ENA */
- #define ARIZONA_LDO1_ENA_MASK 0x0001 /* LDO1_ENA */
- #define ARIZONA_LDO1_ENA_SHIFT 0 /* LDO1_ENA */
- #define ARIZONA_LDO1_ENA_WIDTH 1 /* LDO1_ENA */
- /*
- * R531 (0x213) - LDO2 Control 1
- */
- #define ARIZONA_LDO2_VSEL_MASK 0x07E0 /* LDO2_VSEL - [10:5] */
- #define ARIZONA_LDO2_VSEL_SHIFT 5 /* LDO2_VSEL - [10:5] */
- #define ARIZONA_LDO2_VSEL_WIDTH 6 /* LDO2_VSEL - [10:5] */
- #define ARIZONA_LDO2_FAST 0x0010 /* LDO2_FAST */
- #define ARIZONA_LDO2_FAST_MASK 0x0010 /* LDO2_FAST */
- #define ARIZONA_LDO2_FAST_SHIFT 4 /* LDO2_FAST */
- #define ARIZONA_LDO2_FAST_WIDTH 1 /* LDO2_FAST */
- #define ARIZONA_LDO2_DISCH 0x0004 /* LDO2_DISCH */
- #define ARIZONA_LDO2_DISCH_MASK 0x0004 /* LDO2_DISCH */
- #define ARIZONA_LDO2_DISCH_SHIFT 2 /* LDO2_DISCH */
- #define ARIZONA_LDO2_DISCH_WIDTH 1 /* LDO2_DISCH */
- #define ARIZONA_LDO2_BYPASS 0x0002 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_BYPASS_MASK 0x0002 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_BYPASS_SHIFT 1 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_BYPASS_WIDTH 1 /* LDO2_BYPASS */
- #define ARIZONA_LDO2_ENA 0x0001 /* LDO2_ENA */
- #define ARIZONA_LDO2_ENA_MASK 0x0001 /* LDO2_ENA */
- #define ARIZONA_LDO2_ENA_SHIFT 0 /* LDO2_ENA */
- #define ARIZONA_LDO2_ENA_WIDTH 1 /* LDO2_ENA */
- /*
- * R536 (0x218) - Mic Bias Ctrl 1
- */
- #define ARIZONA_MICB1_EXT_CAP 0x8000 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_EXT_CAP_MASK 0x8000 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_EXT_CAP_SHIFT 15 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_EXT_CAP_WIDTH 1 /* MICB1_EXT_CAP */
- #define ARIZONA_MICB1_LVL_MASK 0x01E0 /* MICB1_LVL - [8:5] */
- #define ARIZONA_MICB1_LVL_SHIFT 5 /* MICB1_LVL - [8:5] */
- #define ARIZONA_MICB1_LVL_WIDTH 4 /* MICB1_LVL - [8:5] */
- #define ARIZONA_MICB1_FAST 0x0010 /* MICB1_FAST */
- #define ARIZONA_MICB1_FAST_MASK 0x0010 /* MICB1_FAST */
- #define ARIZONA_MICB1_FAST_SHIFT 4 /* MICB1_FAST */
- #define ARIZONA_MICB1_FAST_WIDTH 1 /* MICB1_FAST */
- #define ARIZONA_MICB1_RATE 0x0008 /* MICB1_RATE */
- #define ARIZONA_MICB1_RATE_MASK 0x0008 /* MICB1_RATE */
- #define ARIZONA_MICB1_RATE_SHIFT 3 /* MICB1_RATE */
- #define ARIZONA_MICB1_RATE_WIDTH 1 /* MICB1_RATE */
- #define ARIZONA_MICB1_DISCH 0x0004 /* MICB1_DISCH */
- #define ARIZONA_MICB1_DISCH_MASK 0x0004 /* MICB1_DISCH */
- #define ARIZONA_MICB1_DISCH_SHIFT 2 /* MICB1_DISCH */
- #define ARIZONA_MICB1_DISCH_WIDTH 1 /* MICB1_DISCH */
- #define ARIZONA_MICB1_BYPASS 0x0002 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_BYPASS_MASK 0x0002 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_BYPASS_SHIFT 1 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_BYPASS_WIDTH 1 /* MICB1_BYPASS */
- #define ARIZONA_MICB1_ENA 0x0001 /* MICB1_ENA */
- #define ARIZONA_MICB1_ENA_MASK 0x0001 /* MICB1_ENA */
- #define ARIZONA_MICB1_ENA_SHIFT 0 /* MICB1_ENA */
- #define ARIZONA_MICB1_ENA_WIDTH 1 /* MICB1_ENA */
- /*
- * R537 (0x219) - Mic Bias Ctrl 2
- */
- #define ARIZONA_MICB2_EXT_CAP 0x8000 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_EXT_CAP_MASK 0x8000 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_EXT_CAP_SHIFT 15 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_EXT_CAP_WIDTH 1 /* MICB2_EXT_CAP */
- #define ARIZONA_MICB2_LVL_MASK 0x01E0 /* MICB2_LVL - [8:5] */
- #define ARIZONA_MICB2_LVL_SHIFT 5 /* MICB2_LVL - [8:5] */
- #define ARIZONA_MICB2_LVL_WIDTH 4 /* MICB2_LVL - [8:5] */
- #define ARIZONA_MICB2_FAST 0x0010 /* MICB2_FAST */
- #define ARIZONA_MICB2_FAST_MASK 0x0010 /* MICB2_FAST */
- #define ARIZONA_MICB2_FAST_SHIFT 4 /* MICB2_FAST */
- #define ARIZONA_MICB2_FAST_WIDTH 1 /* MICB2_FAST */
- #define ARIZONA_MICB2_RATE 0x0008 /* MICB2_RATE */
- #define ARIZONA_MICB2_RATE_MASK 0x0008 /* MICB2_RATE */
- #define ARIZONA_MICB2_RATE_SHIFT 3 /* MICB2_RATE */
- #define ARIZONA_MICB2_RATE_WIDTH 1 /* MICB2_RATE */
- #define ARIZONA_MICB2_DISCH 0x0004 /* MICB2_DISCH */
- #define ARIZONA_MICB2_DISCH_MASK 0x0004 /* MICB2_DISCH */
- #define ARIZONA_MICB2_DISCH_SHIFT 2 /* MICB2_DISCH */
- #define ARIZONA_MICB2_DISCH_WIDTH 1 /* MICB2_DISCH */
- #define ARIZONA_MICB2_BYPASS 0x0002 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_BYPASS_MASK 0x0002 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_BYPASS_SHIFT 1 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_BYPASS_WIDTH 1 /* MICB2_BYPASS */
- #define ARIZONA_MICB2_ENA 0x0001 /* MICB2_ENA */
- #define ARIZONA_MICB2_ENA_MASK 0x0001 /* MICB2_ENA */
- #define ARIZONA_MICB2_ENA_SHIFT 0 /* MICB2_ENA */
- #define ARIZONA_MICB2_ENA_WIDTH 1 /* MICB2_ENA */
- /*
- * R538 (0x21A) - Mic Bias Ctrl 3
- */
- #define ARIZONA_MICB3_EXT_CAP 0x8000 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_EXT_CAP_MASK 0x8000 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_EXT_CAP_SHIFT 15 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_EXT_CAP_WIDTH 1 /* MICB3_EXT_CAP */
- #define ARIZONA_MICB3_LVL_MASK 0x01E0 /* MICB3_LVL - [8:5] */
- #define ARIZONA_MICB3_LVL_SHIFT 5 /* MICB3_LVL - [8:5] */
- #define ARIZONA_MICB3_LVL_WIDTH 4 /* MICB3_LVL - [8:5] */
- #define ARIZONA_MICB3_FAST 0x0010 /* MICB3_FAST */
- #define ARIZONA_MICB3_FAST_MASK 0x0010 /* MICB3_FAST */
- #define ARIZONA_MICB3_FAST_SHIFT 4 /* MICB3_FAST */
- #define ARIZONA_MICB3_FAST_WIDTH 1 /* MICB3_FAST */
- #define ARIZONA_MICB3_RATE 0x0008 /* MICB3_RATE */
- #define ARIZONA_MICB3_RATE_MASK 0x0008 /* MICB3_RATE */
- #define ARIZONA_MICB3_RATE_SHIFT 3 /* MICB3_RATE */
- #define ARIZONA_MICB3_RATE_WIDTH 1 /* MICB3_RATE */
- #define ARIZONA_MICB3_DISCH 0x0004 /* MICB3_DISCH */
- #define ARIZONA_MICB3_DISCH_MASK 0x0004 /* MICB3_DISCH */
- #define ARIZONA_MICB3_DISCH_SHIFT 2 /* MICB3_DISCH */
- #define ARIZONA_MICB3_DISCH_WIDTH 1 /* MICB3_DISCH */
- #define ARIZONA_MICB3_BYPASS 0x0002 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_BYPASS_MASK 0x0002 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_BYPASS_SHIFT 1 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_BYPASS_WIDTH 1 /* MICB3_BYPASS */
- #define ARIZONA_MICB3_ENA 0x0001 /* MICB3_ENA */
- #define ARIZONA_MICB3_ENA_MASK 0x0001 /* MICB3_ENA */
- #define ARIZONA_MICB3_ENA_SHIFT 0 /* MICB3_ENA */
- #define ARIZONA_MICB3_ENA_WIDTH 1 /* MICB3_ENA */
- /*
- * R659 (0x293) - Accessory Detect Mode 1
- */
- #define ARIZONA_ACCDET_SRC 0x2000 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_SRC_MASK 0x2000 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_SRC_SHIFT 13 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_SRC_WIDTH 1 /* ACCDET_SRC */
- #define ARIZONA_ACCDET_MODE_MASK 0x0003 /* ACCDET_MODE - [1:0] */
- #define ARIZONA_ACCDET_MODE_SHIFT 0 /* ACCDET_MODE - [1:0] */
- #define ARIZONA_ACCDET_MODE_WIDTH 2 /* ACCDET_MODE - [1:0] */
- /*
- * R667 (0x29B) - Headphone Detect 1
- */
- #define ARIZONA_HP_STEP_SIZE 0x0100 /* HP_STEP_SIZE */
- #define ARIZONA_HP_STEP_SIZE_MASK 0x0100 /* HP_STEP_SIZE */
- #define ARIZONA_HP_STEP_SIZE_SHIFT 8 /* HP_STEP_SIZE */
- #define ARIZONA_HP_STEP_SIZE_WIDTH 1 /* HP_STEP_SIZE */
- #define ARIZONA_HP_HOLDTIME_MASK 0x00E0 /* HP_HOLDTIME - [7:5] */
- #define ARIZONA_HP_HOLDTIME_SHIFT 5 /* HP_HOLDTIME - [7:5] */
- #define ARIZONA_HP_HOLDTIME_WIDTH 3 /* HP_HOLDTIME - [7:5] */
- #define ARIZONA_HP_CLK_DIV_MASK 0x0018 /* HP_CLK_DIV - [4:3] */
- #define ARIZONA_HP_CLK_DIV_SHIFT 3 /* HP_CLK_DIV - [4:3] */
- #define ARIZONA_HP_CLK_DIV_WIDTH 2 /* HP_CLK_DIV - [4:3] */
- #define ARIZONA_HP_IDAC_STEER 0x0004 /* HP_IDAC_STEER */
- #define ARIZONA_HP_IDAC_STEER_MASK 0x0004 /* HP_IDAC_STEER */
- #define ARIZONA_HP_IDAC_STEER_SHIFT 2 /* HP_IDAC_STEER */
- #define ARIZONA_HP_IDAC_STEER_WIDTH 1 /* HP_IDAC_STEER */
- #define ARIZONA_HP_RATE 0x0002 /* HP_RATE */
- #define ARIZONA_HP_RATE_MASK 0x0002 /* HP_RATE */
- #define ARIZONA_HP_RATE_SHIFT 1 /* HP_RATE */
- #define ARIZONA_HP_RATE_WIDTH 1 /* HP_RATE */
- #define ARIZONA_HP_POLL 0x0001 /* HP_POLL */
- #define ARIZONA_HP_POLL_MASK 0x0001 /* HP_POLL */
- #define ARIZONA_HP_POLL_SHIFT 0 /* HP_POLL */
- #define ARIZONA_HP_POLL_WIDTH 1 /* HP_POLL */
- /*
- * R668 (0x29C) - Headphone Detect 2
- */
- #define ARIZONA_HP_DONE 0x0080 /* HP_DONE */
- #define ARIZONA_HP_DONE_MASK 0x0080 /* HP_DONE */
- #define ARIZONA_HP_DONE_SHIFT 7 /* HP_DONE */
- #define ARIZONA_HP_DONE_WIDTH 1 /* HP_DONE */
- #define ARIZONA_HP_LVL_MASK 0x007F /* HP_LVL - [6:0] */
- #define ARIZONA_HP_LVL_SHIFT 0 /* HP_LVL - [6:0] */
- #define ARIZONA_HP_LVL_WIDTH 7 /* HP_LVL - [6:0] */
- /*
- * R675 (0x2A3) - Mic Detect 1
- */
- #define ARIZONA_MICD_BIAS_STARTTIME_MASK 0xF000 /* MICD_BIAS_STARTTIME - [15:12] */
- #define ARIZONA_MICD_BIAS_STARTTIME_SHIFT 12 /* MICD_BIAS_STARTTIME - [15:12] */
- #define ARIZONA_MICD_BIAS_STARTTIME_WIDTH 4 /* MICD_BIAS_STARTTIME - [15:12] */
- #define ARIZONA_MICD_RATE_MASK 0x0F00 /* MICD_RATE - [11:8] */
- #define ARIZONA_MICD_RATE_SHIFT 8 /* MICD_RATE - [11:8] */
- #define ARIZONA_MICD_RATE_WIDTH 4 /* MICD_RATE - [11:8] */
- #define ARIZONA_MICD_BIAS_SRC_MASK 0x0030 /* MICD_BIAS_SRC - [5:4] */
- #define ARIZONA_MICD_BIAS_SRC_SHIFT 4 /* MICD_BIAS_SRC - [5:4] */
- #define ARIZONA_MICD_BIAS_SRC_WIDTH 2 /* MICD_BIAS_SRC - [5:4] */
- #define ARIZONA_MICD_DBTIME 0x0002 /* MICD_DBTIME */
- #define ARIZONA_MICD_DBTIME_MASK 0x0002 /* MICD_DBTIME */
- #define ARIZONA_MICD_DBTIME_SHIFT 1 /* MICD_DBTIME */
- #define ARIZONA_MICD_DBTIME_WIDTH 1 /* MICD_DBTIME */
- #define ARIZONA_MICD_ENA 0x0001 /* MICD_ENA */
- #define ARIZONA_MICD_ENA_MASK 0x0001 /* MICD_ENA */
- #define ARIZONA_MICD_ENA_SHIFT 0 /* MICD_ENA */
- #define ARIZONA_MICD_ENA_WIDTH 1 /* MICD_ENA */
- /*
- * R676 (0x2A4) - Mic Detect 2
- */
- #define ARIZONA_MICD_LVL_SEL_MASK 0x00FF /* MICD_LVL_SEL - [7:0] */
- #define ARIZONA_MICD_LVL_SEL_SHIFT 0 /* MICD_LVL_SEL - [7:0] */
- #define ARIZONA_MICD_LVL_SEL_WIDTH 8 /* MICD_LVL_SEL - [7:0] */
- /*
- * R677 (0x2A5) - Mic Detect 3
- */
- #define ARIZONA_MICD_LVL_MASK 0x07FC /* MICD_LVL - [10:2] */
- #define ARIZONA_MICD_LVL_SHIFT 2 /* MICD_LVL - [10:2] */
- #define ARIZONA_MICD_LVL_WIDTH 9 /* MICD_LVL - [10:2] */
- #define ARIZONA_MICD_VALID 0x0002 /* MICD_VALID */
- #define ARIZONA_MICD_VALID_MASK 0x0002 /* MICD_VALID */
- #define ARIZONA_MICD_VALID_SHIFT 1 /* MICD_VALID */
- #define ARIZONA_MICD_VALID_WIDTH 1 /* MICD_VALID */
- #define ARIZONA_MICD_STS 0x0001 /* MICD_STS */
- #define ARIZONA_MICD_STS_MASK 0x0001 /* MICD_STS */
- #define ARIZONA_MICD_STS_SHIFT 0 /* MICD_STS */
- #define ARIZONA_MICD_STS_WIDTH 1 /* MICD_STS */
- /*
- * R707 (0x2C3) - Mic noise mix control 1
- */
- #define ARIZONA_MICMUTE_RATE_MASK 0x7800 /* MICMUTE_RATE - [14:11] */
- #define ARIZONA_MICMUTE_RATE_SHIFT 11 /* MICMUTE_RATE - [14:11] */
- #define ARIZONA_MICMUTE_RATE_WIDTH 4 /* MICMUTE_RATE - [14:11] */
- #define ARIZONA_MICMUTE_MIX_ENA 0x0040 /* MICMUTE_MIX_ENA */
- #define ARIZONA_MICMUTE_MIX_ENA_MASK 0x0040 /* MICMUTE_MIX_ENA */
- #define ARIZONA_MICMUTE_MIX_ENA_SHIFT 6 /* MICMUTE_MIX_ENA */
- #define ARIZONA_MICMUTE_MIX_ENA_WIDTH 1 /* MICMUTE_MIX_ENA */
- /*
- * R715 (0x2CB) - Isolation control
- */
- #define ARIZONA_ISOLATE_DCVDD1 0x0001 /* ISOLATE_DCVDD1 */
- #define ARIZONA_ISOLATE_DCVDD1_MASK 0x0001 /* ISOLATE_DCVDD1 */
- #define ARIZONA_ISOLATE_DCVDD1_SHIFT 0 /* ISOLATE_DCVDD1 */
- #define ARIZONA_ISOLATE_DCVDD1_WIDTH 1 /* ISOLATE_DCVDD1 */
- /*
- * R723 (0x2D3) - Jack detect analogue
- */
- #define ARIZONA_JD2_ENA 0x0002 /* JD2_ENA */
- #define ARIZONA_JD2_ENA_MASK 0x0002 /* JD2_ENA */
- #define ARIZONA_JD2_ENA_SHIFT 1 /* JD2_ENA */
- #define ARIZONA_JD2_ENA_WIDTH 1 /* JD2_ENA */
- #define ARIZONA_JD1_ENA 0x0001 /* JD1_ENA */
- #define ARIZONA_JD1_ENA_MASK 0x0001 /* JD1_ENA */
- #define ARIZONA_JD1_ENA_SHIFT 0 /* JD1_ENA */
- #define ARIZONA_JD1_ENA_WIDTH 1 /* JD1_ENA */
- /*
- * R768 (0x300) - Input Enables
- */
- #define ARIZONA_IN3L_ENA 0x0020 /* IN3L_ENA */
- #define ARIZONA_IN3L_ENA_MASK 0x0020 /* IN3L_ENA */
- #define ARIZONA_IN3L_ENA_SHIFT 5 /* IN3L_ENA */
- #define ARIZONA_IN3L_ENA_WIDTH 1 /* IN3L_ENA */
- #define ARIZONA_IN3R_ENA 0x0010 /* IN3R_ENA */
- #define ARIZONA_IN3R_ENA_MASK 0x0010 /* IN3R_ENA */
- #define ARIZONA_IN3R_ENA_SHIFT 4 /* IN3R_ENA */
- #define ARIZONA_IN3R_ENA_WIDTH 1 /* IN3R_ENA */
- #define ARIZONA_IN2L_ENA 0x0008 /* IN2L_ENA */
- #define ARIZONA_IN2L_ENA_MASK 0x0008 /* IN2L_ENA */
- #define ARIZONA_IN2L_ENA_SHIFT 3 /* IN2L_ENA */
- #define ARIZONA_IN2L_ENA_WIDTH 1 /* IN2L_ENA */
- #define ARIZONA_IN2R_ENA 0x0004 /* IN2R_ENA */
- #define ARIZONA_IN2R_ENA_MASK 0x0004 /* IN2R_ENA */
- #define ARIZONA_IN2R_ENA_SHIFT 2 /* IN2R_ENA */
- #define ARIZONA_IN2R_ENA_WIDTH 1 /* IN2R_ENA */
- #define ARIZONA_IN1L_ENA 0x0002 /* IN1L_ENA */
- #define ARIZONA_IN1L_ENA_MASK 0x0002 /* IN1L_ENA */
- #define ARIZONA_IN1L_ENA_SHIFT 1 /* IN1L_ENA */
- #define ARIZONA_IN1L_ENA_WIDTH 1 /* IN1L_ENA */
- #define ARIZONA_IN1R_ENA 0x0001 /* IN1R_ENA */
- #define ARIZONA_IN1R_ENA_MASK 0x0001 /* IN1R_ENA */
- #define ARIZONA_IN1R_ENA_SHIFT 0 /* IN1R_ENA */
- #define ARIZONA_IN1R_ENA_WIDTH 1 /* IN1R_ENA */
- /*
- * R776 (0x308) - Input Rate
- */
- #define ARIZONA_IN_RATE_MASK 0x7800 /* IN_RATE - [14:11] */
- #define ARIZONA_IN_RATE_SHIFT 11 /* IN_RATE - [14:11] */
- #define ARIZONA_IN_RATE_WIDTH 4 /* IN_RATE - [14:11] */
- /*
- * R777 (0x309) - Input Volume Ramp
- */
- #define ARIZONA_IN_VD_RAMP_MASK 0x0070 /* IN_VD_RAMP - [6:4] */
- #define ARIZONA_IN_VD_RAMP_SHIFT 4 /* IN_VD_RAMP - [6:4] */
- #define ARIZONA_IN_VD_RAMP_WIDTH 3 /* IN_VD_RAMP - [6:4] */
- #define ARIZONA_IN_VI_RAMP_MASK 0x0007 /* IN_VI_RAMP - [2:0] */
- #define ARIZONA_IN_VI_RAMP_SHIFT 0 /* IN_VI_RAMP - [2:0] */
- #define ARIZONA_IN_VI_RAMP_WIDTH 3 /* IN_VI_RAMP - [2:0] */
- /*
- * R784 (0x310) - IN1L Control
- */
- #define ARIZONA_IN1_OSR_MASK 0x6000 /* IN1_OSR - [14:13] */
- #define ARIZONA_IN1_OSR_SHIFT 13 /* IN1_OSR - [14:13] */
- #define ARIZONA_IN1_OSR_WIDTH 2 /* IN1_OSR - [14:13] */
- #define ARIZONA_IN1_DMIC_SUP_MASK 0x1800 /* IN1_DMIC_SUP - [12:11] */
- #define ARIZONA_IN1_DMIC_SUP_SHIFT 11 /* IN1_DMIC_SUP - [12:11] */
- #define ARIZONA_IN1_DMIC_SUP_WIDTH 2 /* IN1_DMIC_SUP - [12:11] */
- #define ARIZONA_IN1_MODE_MASK 0x0600 /* IN1_MODE - [10:9] */
- #define ARIZONA_IN1_MODE_SHIFT 9 /* IN1_MODE - [10:9] */
- #define ARIZONA_IN1_MODE_WIDTH 2 /* IN1_MODE - [10:9] */
- #define ARIZONA_IN1L_PGA_VOL_MASK 0x00FE /* IN1L_PGA_VOL - [7:1] */
- #define ARIZONA_IN1L_PGA_VOL_SHIFT 1 /* IN1L_PGA_VOL - [7:1] */
- #define ARIZONA_IN1L_PGA_VOL_WIDTH 7 /* IN1L_PGA_VOL - [7:1] */
- /*
- * R785 (0x311) - ADC Digital Volume 1L
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN1L_MUTE 0x0100 /* IN1L_MUTE */
- #define ARIZONA_IN1L_MUTE_MASK 0x0100 /* IN1L_MUTE */
- #define ARIZONA_IN1L_MUTE_SHIFT 8 /* IN1L_MUTE */
- #define ARIZONA_IN1L_MUTE_WIDTH 1 /* IN1L_MUTE */
- #define ARIZONA_IN1L_DIG_VOL_MASK 0x00FF /* IN1L_DIG_VOL - [7:0] */
- #define ARIZONA_IN1L_DIG_VOL_SHIFT 0 /* IN1L_DIG_VOL - [7:0] */
- #define ARIZONA_IN1L_DIG_VOL_WIDTH 8 /* IN1L_DIG_VOL - [7:0] */
- /*
- * R786 (0x312) - DMIC1L Control
- */
- #define ARIZONA_IN1_DMICL_DLY_MASK 0x003F /* IN1_DMICL_DLY - [5:0] */
- #define ARIZONA_IN1_DMICL_DLY_SHIFT 0 /* IN1_DMICL_DLY - [5:0] */
- #define ARIZONA_IN1_DMICL_DLY_WIDTH 6 /* IN1_DMICL_DLY - [5:0] */
- /*
- * R788 (0x314) - IN1R Control
- */
- #define ARIZONA_IN1R_PGA_VOL_MASK 0x00FE /* IN1R_PGA_VOL - [7:1] */
- #define ARIZONA_IN1R_PGA_VOL_SHIFT 1 /* IN1R_PGA_VOL - [7:1] */
- #define ARIZONA_IN1R_PGA_VOL_WIDTH 7 /* IN1R_PGA_VOL - [7:1] */
- /*
- * R789 (0x315) - ADC Digital Volume 1R
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN1R_MUTE 0x0100 /* IN1R_MUTE */
- #define ARIZONA_IN1R_MUTE_MASK 0x0100 /* IN1R_MUTE */
- #define ARIZONA_IN1R_MUTE_SHIFT 8 /* IN1R_MUTE */
- #define ARIZONA_IN1R_MUTE_WIDTH 1 /* IN1R_MUTE */
- #define ARIZONA_IN1R_DIG_VOL_MASK 0x00FF /* IN1R_DIG_VOL - [7:0] */
- #define ARIZONA_IN1R_DIG_VOL_SHIFT 0 /* IN1R_DIG_VOL - [7:0] */
- #define ARIZONA_IN1R_DIG_VOL_WIDTH 8 /* IN1R_DIG_VOL - [7:0] */
- /*
- * R790 (0x316) - DMIC1R Control
- */
- #define ARIZONA_IN1_DMICR_DLY_MASK 0x003F /* IN1_DMICR_DLY - [5:0] */
- #define ARIZONA_IN1_DMICR_DLY_SHIFT 0 /* IN1_DMICR_DLY - [5:0] */
- #define ARIZONA_IN1_DMICR_DLY_WIDTH 6 /* IN1_DMICR_DLY - [5:0] */
- /*
- * R792 (0x318) - IN2L Control
- */
- #define ARIZONA_IN2_OSR_MASK 0x6000 /* IN2_OSR - [14:13] */
- #define ARIZONA_IN2_OSR_SHIFT 13 /* IN2_OSR - [14:13] */
- #define ARIZONA_IN2_OSR_WIDTH 2 /* IN2_OSR - [14:13] */
- #define ARIZONA_IN2_DMIC_SUP_MASK 0x1800 /* IN2_DMIC_SUP - [12:11] */
- #define ARIZONA_IN2_DMIC_SUP_SHIFT 11 /* IN2_DMIC_SUP - [12:11] */
- #define ARIZONA_IN2_DMIC_SUP_WIDTH 2 /* IN2_DMIC_SUP - [12:11] */
- #define ARIZONA_IN2_MODE_MASK 0x0600 /* IN2_MODE - [10:9] */
- #define ARIZONA_IN2_MODE_SHIFT 9 /* IN2_MODE - [10:9] */
- #define ARIZONA_IN2_MODE_WIDTH 2 /* IN2_MODE - [10:9] */
- #define ARIZONA_IN2L_PGA_VOL_MASK 0x00FE /* IN2L_PGA_VOL - [7:1] */
- #define ARIZONA_IN2L_PGA_VOL_SHIFT 1 /* IN2L_PGA_VOL - [7:1] */
- #define ARIZONA_IN2L_PGA_VOL_WIDTH 7 /* IN2L_PGA_VOL - [7:1] */
- /*
- * R793 (0x319) - ADC Digital Volume 2L
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN2L_MUTE 0x0100 /* IN2L_MUTE */
- #define ARIZONA_IN2L_MUTE_MASK 0x0100 /* IN2L_MUTE */
- #define ARIZONA_IN2L_MUTE_SHIFT 8 /* IN2L_MUTE */
- #define ARIZONA_IN2L_MUTE_WIDTH 1 /* IN2L_MUTE */
- #define ARIZONA_IN2L_DIG_VOL_MASK 0x00FF /* IN2L_DIG_VOL - [7:0] */
- #define ARIZONA_IN2L_DIG_VOL_SHIFT 0 /* IN2L_DIG_VOL - [7:0] */
- #define ARIZONA_IN2L_DIG_VOL_WIDTH 8 /* IN2L_DIG_VOL - [7:0] */
- /*
- * R794 (0x31A) - DMIC2L Control
- */
- #define ARIZONA_IN2_DMICL_DLY_MASK 0x003F /* IN2_DMICL_DLY - [5:0] */
- #define ARIZONA_IN2_DMICL_DLY_SHIFT 0 /* IN2_DMICL_DLY - [5:0] */
- #define ARIZONA_IN2_DMICL_DLY_WIDTH 6 /* IN2_DMICL_DLY - [5:0] */
- /*
- * R796 (0x31C) - IN2R Control
- */
- #define ARIZONA_IN2R_PGA_VOL_MASK 0x00FE /* IN2R_PGA_VOL - [7:1] */
- #define ARIZONA_IN2R_PGA_VOL_SHIFT 1 /* IN2R_PGA_VOL - [7:1] */
- #define ARIZONA_IN2R_PGA_VOL_WIDTH 7 /* IN2R_PGA_VOL - [7:1] */
- /*
- * R797 (0x31D) - ADC Digital Volume 2R
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN2R_MUTE 0x0100 /* IN2R_MUTE */
- #define ARIZONA_IN2R_MUTE_MASK 0x0100 /* IN2R_MUTE */
- #define ARIZONA_IN2R_MUTE_SHIFT 8 /* IN2R_MUTE */
- #define ARIZONA_IN2R_MUTE_WIDTH 1 /* IN2R_MUTE */
- #define ARIZONA_IN2R_DIG_VOL_MASK 0x00FF /* IN2R_DIG_VOL - [7:0] */
- #define ARIZONA_IN2R_DIG_VOL_SHIFT 0 /* IN2R_DIG_VOL - [7:0] */
- #define ARIZONA_IN2R_DIG_VOL_WIDTH 8 /* IN2R_DIG_VOL - [7:0] */
- /*
- * R798 (0x31E) - DMIC2R Control
- */
- #define ARIZONA_IN2_DMICR_DLY_MASK 0x003F /* IN2_DMICR_DLY - [5:0] */
- #define ARIZONA_IN2_DMICR_DLY_SHIFT 0 /* IN2_DMICR_DLY - [5:0] */
- #define ARIZONA_IN2_DMICR_DLY_WIDTH 6 /* IN2_DMICR_DLY - [5:0] */
- /*
- * R800 (0x320) - IN3L Control
- */
- #define ARIZONA_IN3_OSR_MASK 0x6000 /* IN3_OSR - [14:13] */
- #define ARIZONA_IN3_OSR_SHIFT 13 /* IN3_OSR - [14:13] */
- #define ARIZONA_IN3_OSR_WIDTH 2 /* IN3_OSR - [14:13] */
- #define ARIZONA_IN3_DMIC_SUP_MASK 0x1800 /* IN3_DMIC_SUP - [12:11] */
- #define ARIZONA_IN3_DMIC_SUP_SHIFT 11 /* IN3_DMIC_SUP - [12:11] */
- #define ARIZONA_IN3_DMIC_SUP_WIDTH 2 /* IN3_DMIC_SUP - [12:11] */
- #define ARIZONA_IN3_MODE_MASK 0x0600 /* IN3_MODE - [10:9] */
- #define ARIZONA_IN3_MODE_SHIFT 9 /* IN3_MODE - [10:9] */
- #define ARIZONA_IN3_MODE_WIDTH 2 /* IN3_MODE - [10:9] */
- #define ARIZONA_IN3L_PGA_VOL_MASK 0x00FE /* IN3L_PGA_VOL - [7:1] */
- #define ARIZONA_IN3L_PGA_VOL_SHIFT 1 /* IN3L_PGA_VOL - [7:1] */
- #define ARIZONA_IN3L_PGA_VOL_WIDTH 7 /* IN3L_PGA_VOL - [7:1] */
- /*
- * R801 (0x321) - ADC Digital Volume 3L
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN3L_MUTE 0x0100 /* IN3L_MUTE */
- #define ARIZONA_IN3L_MUTE_MASK 0x0100 /* IN3L_MUTE */
- #define ARIZONA_IN3L_MUTE_SHIFT 8 /* IN3L_MUTE */
- #define ARIZONA_IN3L_MUTE_WIDTH 1 /* IN3L_MUTE */
- #define ARIZONA_IN3L_DIG_VOL_MASK 0x00FF /* IN3L_DIG_VOL - [7:0] */
- #define ARIZONA_IN3L_DIG_VOL_SHIFT 0 /* IN3L_DIG_VOL - [7:0] */
- #define ARIZONA_IN3L_DIG_VOL_WIDTH 8 /* IN3L_DIG_VOL - [7:0] */
- /*
- * R802 (0x322) - DMIC3L Control
- */
- #define ARIZONA_IN3_DMICL_DLY_MASK 0x003F /* IN3_DMICL_DLY - [5:0] */
- #define ARIZONA_IN3_DMICL_DLY_SHIFT 0 /* IN3_DMICL_DLY - [5:0] */
- #define ARIZONA_IN3_DMICL_DLY_WIDTH 6 /* IN3_DMICL_DLY - [5:0] */
- /*
- * R804 (0x324) - IN3R Control
- */
- #define ARIZONA_IN3R_PGA_VOL_MASK 0x00FE /* IN3R_PGA_VOL - [7:1] */
- #define ARIZONA_IN3R_PGA_VOL_SHIFT 1 /* IN3R_PGA_VOL - [7:1] */
- #define ARIZONA_IN3R_PGA_VOL_WIDTH 7 /* IN3R_PGA_VOL - [7:1] */
- /*
- * R805 (0x325) - ADC Digital Volume 3R
- */
- #define ARIZONA_IN_VU 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_MASK 0x0200 /* IN_VU */
- #define ARIZONA_IN_VU_SHIFT 9 /* IN_VU */
- #define ARIZONA_IN_VU_WIDTH 1 /* IN_VU */
- #define ARIZONA_IN3R_MUTE 0x0100 /* IN3R_MUTE */
- #define ARIZONA_IN3R_MUTE_MASK 0x0100 /* IN3R_MUTE */
- #define ARIZONA_IN3R_MUTE_SHIFT 8 /* IN3R_MUTE */
- #define ARIZONA_IN3R_MUTE_WIDTH 1 /* IN3R_MUTE */
- #define ARIZONA_IN3R_DIG_VOL_MASK 0x00FF /* IN3R_DIG_VOL - [7:0] */
- #define ARIZONA_IN3R_DIG_VOL_SHIFT 0 /* IN3R_DIG_VOL - [7:0] */
- #define ARIZONA_IN3R_DIG_VOL_WIDTH 8 /* IN3R_DIG_VOL - [7:0] */
- /*
- * R806 (0x326) - DMIC3R Control
- */
- #define ARIZONA_IN3_DMICR_DLY_MASK 0x003F /* IN3_DMICR_DLY - [5:0] */
- #define ARIZONA_IN3_DMICR_DLY_SHIFT 0 /* IN3_DMICR_DLY - [5:0] */
- #define ARIZONA_IN3_DMICR_DLY_WIDTH 6 /* IN3_DMICR_DLY - [5:0] */
- /*
- * R1024 (0x400) - Output Enables 1
- */
- #define ARIZONA_OUT5L_ENA 0x0200 /* OUT5L_ENA */
- #define ARIZONA_OUT5L_ENA_MASK 0x0200 /* OUT5L_ENA */
- #define ARIZONA_OUT5L_ENA_SHIFT 9 /* OUT5L_ENA */
- #define ARIZONA_OUT5L_ENA_WIDTH 1 /* OUT5L_ENA */
- #define ARIZONA_OUT5R_ENA 0x0100 /* OUT5R_ENA */
- #define ARIZONA_OUT5R_ENA_MASK 0x0100 /* OUT5R_ENA */
- #define ARIZONA_OUT5R_ENA_SHIFT 8 /* OUT5R_ENA */
- #define ARIZONA_OUT5R_ENA_WIDTH 1 /* OUT5R_ENA */
- #define ARIZONA_OUT4L_ENA 0x0080 /* OUT4L_ENA */
- #define ARIZONA_OUT4L_ENA_MASK 0x0080 /* OUT4L_ENA */
- #define ARIZONA_OUT4L_ENA_SHIFT 7 /* OUT4L_ENA */
- #define ARIZONA_OUT4L_ENA_WIDTH 1 /* OUT4L_ENA */
- #define ARIZONA_OUT4R_ENA 0x0040 /* OUT4R_ENA */
- #define ARIZONA_OUT4R_ENA_MASK 0x0040 /* OUT4R_ENA */
- #define ARIZONA_OUT4R_ENA_SHIFT 6 /* OUT4R_ENA */
- #define ARIZONA_OUT4R_ENA_WIDTH 1 /* OUT4R_ENA */
- #define ARIZONA_OUT3L_ENA 0x0020 /* OUT3L_ENA */
- #define ARIZONA_OUT3L_ENA_MASK 0x0020 /* OUT3L_ENA */
- #define ARIZONA_OUT3L_ENA_SHIFT 5 /* OUT3L_ENA */
- #define ARIZONA_OUT3L_ENA_WIDTH 1 /* OUT3L_ENA */
- #define ARIZONA_OUT3R_ENA 0x0010 /* OUT3R_ENA */
- #define ARIZONA_OUT3R_ENA_MASK 0x0010 /* OUT3R_ENA */
- #define ARIZONA_OUT3R_ENA_SHIFT 4 /* OUT3R_ENA */
- #define ARIZONA_OUT3R_ENA_WIDTH 1 /* OUT3R_ENA */
- #define ARIZONA_OUT2L_ENA 0x0008 /* OUT2L_ENA */
- #define ARIZONA_OUT2L_ENA_MASK 0x0008 /* OUT2L_ENA */
- #define ARIZONA_OUT2L_ENA_SHIFT 3 /* OUT2L_ENA */
- #define ARIZONA_OUT2L_ENA_WIDTH 1 /* OUT2L_ENA */
- #define ARIZONA_OUT2R_ENA 0x0004 /* OUT2R_ENA */
- #define ARIZONA_OUT2R_ENA_MASK 0x0004 /* OUT2R_ENA */
- #define ARIZONA_OUT2R_ENA_SHIFT 2 /* OUT2R_ENA */
- #define ARIZONA_OUT2R_ENA_WIDTH 1 /* OUT2R_ENA */
- #define ARIZONA_OUT1L_ENA 0x0002 /* OUT1L_ENA */
- #define ARIZONA_OUT1L_ENA_MASK 0x0002 /* OUT1L_ENA */
- #define ARIZONA_OUT1L_ENA_SHIFT 1 /* OUT1L_ENA */
- #define ARIZONA_OUT1L_ENA_WIDTH 1 /* OUT1L_ENA */
- #define ARIZONA_OUT1R_ENA 0x0001 /* OUT1R_ENA */
- #define ARIZONA_OUT1R_ENA_MASK 0x0001 /* OUT1R_ENA */
- #define ARIZONA_OUT1R_ENA_SHIFT 0 /* OUT1R_ENA */
- #define ARIZONA_OUT1R_ENA_WIDTH 1 /* OUT1R_ENA */
- /*
- * R1025 (0x401) - Output Status 1
- */
- #define ARIZONA_OUT6L_ENA_STS 0x0800 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6L_ENA_STS_MASK 0x0800 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6L_ENA_STS_SHIFT 11 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6L_ENA_STS_WIDTH 1 /* OUT6L_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS 0x0400 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS_MASK 0x0400 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS_SHIFT 10 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT6R_ENA_STS_WIDTH 1 /* OUT6R_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS 0x0200 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS_MASK 0x0200 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS_SHIFT 9 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5L_ENA_STS_WIDTH 1 /* OUT5L_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS 0x0100 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS_MASK 0x0100 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS_SHIFT 8 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT5R_ENA_STS_WIDTH 1 /* OUT5R_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS 0x0080 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS_MASK 0x0080 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS_SHIFT 7 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4L_ENA_STS_WIDTH 1 /* OUT4L_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS 0x0040 /* OUT4R_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS_MASK 0x0040 /* OUT4R_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS_SHIFT 6 /* OUT4R_ENA_STS */
- #define ARIZONA_OUT4R_ENA_STS_WIDTH 1 /* OUT4R_ENA_STS */
- /*
- * R1032 (0x408) - Output Rate 1
- */
- #define ARIZONA_OUT_RATE_MASK 0x7800 /* OUT_RATE - [14:11] */
- #define ARIZONA_OUT_RATE_SHIFT 11 /* OUT_RATE - [14:11] */
- #define ARIZONA_OUT_RATE_WIDTH 4 /* OUT_RATE - [14:11] */
- /*
- * R1033 (0x409) - Output Volume Ramp
- */
- #define ARIZONA_OUT_VD_RAMP_MASK 0x0070 /* OUT_VD_RAMP - [6:4] */
- #define ARIZONA_OUT_VD_RAMP_SHIFT 4 /* OUT_VD_RAMP - [6:4] */
- #define ARIZONA_OUT_VD_RAMP_WIDTH 3 /* OUT_VD_RAMP - [6:4] */
- #define ARIZONA_OUT_VI_RAMP_MASK 0x0007 /* OUT_VI_RAMP - [2:0] */
- #define ARIZONA_OUT_VI_RAMP_SHIFT 0 /* OUT_VI_RAMP - [2:0] */
- #define ARIZONA_OUT_VI_RAMP_WIDTH 3 /* OUT_VI_RAMP - [2:0] */
- /*
- * R1040 (0x410) - Output Path Config 1L
- */
- #define ARIZONA_OUT1_LP_MODE 0x8000 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_LP_MODE_MASK 0x8000 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_LP_MODE_SHIFT 15 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_LP_MODE_WIDTH 1 /* OUT1_LP_MODE */
- #define ARIZONA_OUT1_OSR 0x2000 /* OUT1_OSR */
- #define ARIZONA_OUT1_OSR_MASK 0x2000 /* OUT1_OSR */
- #define ARIZONA_OUT1_OSR_SHIFT 13 /* OUT1_OSR */
- #define ARIZONA_OUT1_OSR_WIDTH 1 /* OUT1_OSR */
- #define ARIZONA_OUT1_MONO 0x1000 /* OUT1_MONO */
- #define ARIZONA_OUT1_MONO_MASK 0x1000 /* OUT1_MONO */
- #define ARIZONA_OUT1_MONO_SHIFT 12 /* OUT1_MONO */
- #define ARIZONA_OUT1_MONO_WIDTH 1 /* OUT1_MONO */
- #define ARIZONA_OUT1L_ANC_SRC_MASK 0x0C00 /* OUT1L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1L_ANC_SRC_SHIFT 10 /* OUT1L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1L_ANC_SRC_WIDTH 2 /* OUT1L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1L_PGA_VOL_MASK 0x00FE /* OUT1L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1L_PGA_VOL_SHIFT 1 /* OUT1L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1L_PGA_VOL_WIDTH 7 /* OUT1L_PGA_VOL - [7:1] */
- /*
- * R1041 (0x411) - DAC Digital Volume 1L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT1L_MUTE 0x0100 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_MUTE_MASK 0x0100 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_MUTE_SHIFT 8 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_MUTE_WIDTH 1 /* OUT1L_MUTE */
- #define ARIZONA_OUT1L_VOL_MASK 0x00FF /* OUT1L_VOL - [7:0] */
- #define ARIZONA_OUT1L_VOL_SHIFT 0 /* OUT1L_VOL - [7:0] */
- #define ARIZONA_OUT1L_VOL_WIDTH 8 /* OUT1L_VOL - [7:0] */
- /*
- * R1042 (0x412) - DAC Volume Limit 1L
- */
- #define ARIZONA_OUT1L_VOL_LIM_MASK 0x00FF /* OUT1L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1L_VOL_LIM_SHIFT 0 /* OUT1L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1L_VOL_LIM_WIDTH 8 /* OUT1L_VOL_LIM - [7:0] */
- /*
- * R1043 (0x413) - Noise Gate Select 1L
- */
- #define ARIZONA_OUT1L_NGATE_SRC_MASK 0x0FFF /* OUT1L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1L_NGATE_SRC_SHIFT 0 /* OUT1L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1L_NGATE_SRC_WIDTH 12 /* OUT1L_NGATE_SRC - [11:0] */
- /*
- * R1044 (0x414) - Output Path Config 1R
- */
- #define ARIZONA_OUT1R_ANC_SRC_MASK 0x0C00 /* OUT1R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1R_ANC_SRC_SHIFT 10 /* OUT1R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1R_ANC_SRC_WIDTH 2 /* OUT1R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT1R_PGA_VOL_MASK 0x00FE /* OUT1R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1R_PGA_VOL_SHIFT 1 /* OUT1R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT1R_PGA_VOL_WIDTH 7 /* OUT1R_PGA_VOL - [7:1] */
- /*
- * R1045 (0x415) - DAC Digital Volume 1R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT1R_MUTE 0x0100 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_MUTE_MASK 0x0100 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_MUTE_SHIFT 8 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_MUTE_WIDTH 1 /* OUT1R_MUTE */
- #define ARIZONA_OUT1R_VOL_MASK 0x00FF /* OUT1R_VOL - [7:0] */
- #define ARIZONA_OUT1R_VOL_SHIFT 0 /* OUT1R_VOL - [7:0] */
- #define ARIZONA_OUT1R_VOL_WIDTH 8 /* OUT1R_VOL - [7:0] */
- /*
- * R1046 (0x416) - DAC Volume Limit 1R
- */
- #define ARIZONA_OUT1R_VOL_LIM_MASK 0x00FF /* OUT1R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1R_VOL_LIM_SHIFT 0 /* OUT1R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT1R_VOL_LIM_WIDTH 8 /* OUT1R_VOL_LIM - [7:0] */
- /*
- * R1047 (0x417) - Noise Gate Select 1R
- */
- #define ARIZONA_OUT1R_NGATE_SRC_MASK 0x0FFF /* OUT1R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1R_NGATE_SRC_SHIFT 0 /* OUT1R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT1R_NGATE_SRC_WIDTH 12 /* OUT1R_NGATE_SRC - [11:0] */
- /*
- * R1048 (0x418) - Output Path Config 2L
- */
- #define ARIZONA_OUT2_LP_MODE 0x8000 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_LP_MODE_MASK 0x8000 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_LP_MODE_SHIFT 15 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_LP_MODE_WIDTH 1 /* OUT2_LP_MODE */
- #define ARIZONA_OUT2_OSR 0x2000 /* OUT2_OSR */
- #define ARIZONA_OUT2_OSR_MASK 0x2000 /* OUT2_OSR */
- #define ARIZONA_OUT2_OSR_SHIFT 13 /* OUT2_OSR */
- #define ARIZONA_OUT2_OSR_WIDTH 1 /* OUT2_OSR */
- #define ARIZONA_OUT2_MONO 0x1000 /* OUT2_MONO */
- #define ARIZONA_OUT2_MONO_MASK 0x1000 /* OUT2_MONO */
- #define ARIZONA_OUT2_MONO_SHIFT 12 /* OUT2_MONO */
- #define ARIZONA_OUT2_MONO_WIDTH 1 /* OUT2_MONO */
- #define ARIZONA_OUT2L_ANC_SRC_MASK 0x0C00 /* OUT2L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2L_ANC_SRC_SHIFT 10 /* OUT2L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2L_ANC_SRC_WIDTH 2 /* OUT2L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2L_PGA_VOL_MASK 0x00FE /* OUT2L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2L_PGA_VOL_SHIFT 1 /* OUT2L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2L_PGA_VOL_WIDTH 7 /* OUT2L_PGA_VOL - [7:1] */
- /*
- * R1049 (0x419) - DAC Digital Volume 2L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT2L_MUTE 0x0100 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_MUTE_MASK 0x0100 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_MUTE_SHIFT 8 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_MUTE_WIDTH 1 /* OUT2L_MUTE */
- #define ARIZONA_OUT2L_VOL_MASK 0x00FF /* OUT2L_VOL - [7:0] */
- #define ARIZONA_OUT2L_VOL_SHIFT 0 /* OUT2L_VOL - [7:0] */
- #define ARIZONA_OUT2L_VOL_WIDTH 8 /* OUT2L_VOL - [7:0] */
- /*
- * R1050 (0x41A) - DAC Volume Limit 2L
- */
- #define ARIZONA_OUT2L_VOL_LIM_MASK 0x00FF /* OUT2L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2L_VOL_LIM_SHIFT 0 /* OUT2L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2L_VOL_LIM_WIDTH 8 /* OUT2L_VOL_LIM - [7:0] */
- /*
- * R1051 (0x41B) - Noise Gate Select 2L
- */
- #define ARIZONA_OUT2L_NGATE_SRC_MASK 0x0FFF /* OUT2L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2L_NGATE_SRC_SHIFT 0 /* OUT2L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2L_NGATE_SRC_WIDTH 12 /* OUT2L_NGATE_SRC - [11:0] */
- /*
- * R1052 (0x41C) - Output Path Config 2R
- */
- #define ARIZONA_OUT2R_ANC_SRC_MASK 0x0C00 /* OUT2R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2R_ANC_SRC_SHIFT 10 /* OUT2R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2R_ANC_SRC_WIDTH 2 /* OUT2R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT2R_PGA_VOL_MASK 0x00FE /* OUT2R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2R_PGA_VOL_SHIFT 1 /* OUT2R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT2R_PGA_VOL_WIDTH 7 /* OUT2R_PGA_VOL - [7:1] */
- /*
- * R1053 (0x41D) - DAC Digital Volume 2R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT2R_MUTE 0x0100 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_MUTE_MASK 0x0100 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_MUTE_SHIFT 8 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_MUTE_WIDTH 1 /* OUT2R_MUTE */
- #define ARIZONA_OUT2R_VOL_MASK 0x00FF /* OUT2R_VOL - [7:0] */
- #define ARIZONA_OUT2R_VOL_SHIFT 0 /* OUT2R_VOL - [7:0] */
- #define ARIZONA_OUT2R_VOL_WIDTH 8 /* OUT2R_VOL - [7:0] */
- /*
- * R1054 (0x41E) - DAC Volume Limit 2R
- */
- #define ARIZONA_OUT2R_VOL_LIM_MASK 0x00FF /* OUT2R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2R_VOL_LIM_SHIFT 0 /* OUT2R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT2R_VOL_LIM_WIDTH 8 /* OUT2R_VOL_LIM - [7:0] */
- /*
- * R1055 (0x41F) - Noise Gate Select 2R
- */
- #define ARIZONA_OUT2R_NGATE_SRC_MASK 0x0FFF /* OUT2R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2R_NGATE_SRC_SHIFT 0 /* OUT2R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT2R_NGATE_SRC_WIDTH 12 /* OUT2R_NGATE_SRC - [11:0] */
- /*
- * R1056 (0x420) - Output Path Config 3L
- */
- #define ARIZONA_OUT3_LP_MODE 0x8000 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_LP_MODE_MASK 0x8000 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_LP_MODE_SHIFT 15 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_LP_MODE_WIDTH 1 /* OUT3_LP_MODE */
- #define ARIZONA_OUT3_OSR 0x2000 /* OUT3_OSR */
- #define ARIZONA_OUT3_OSR_MASK 0x2000 /* OUT3_OSR */
- #define ARIZONA_OUT3_OSR_SHIFT 13 /* OUT3_OSR */
- #define ARIZONA_OUT3_OSR_WIDTH 1 /* OUT3_OSR */
- #define ARIZONA_OUT3_MONO 0x1000 /* OUT3_MONO */
- #define ARIZONA_OUT3_MONO_MASK 0x1000 /* OUT3_MONO */
- #define ARIZONA_OUT3_MONO_SHIFT 12 /* OUT3_MONO */
- #define ARIZONA_OUT3_MONO_WIDTH 1 /* OUT3_MONO */
- #define ARIZONA_OUT3L_ANC_SRC_MASK 0x0C00 /* OUT3L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3L_ANC_SRC_SHIFT 10 /* OUT3L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3L_ANC_SRC_WIDTH 2 /* OUT3L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3L_PGA_VOL_MASK 0x00FE /* OUT3L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3L_PGA_VOL_SHIFT 1 /* OUT3L_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3L_PGA_VOL_WIDTH 7 /* OUT3L_PGA_VOL - [7:1] */
- /*
- * R1057 (0x421) - DAC Digital Volume 3L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT3L_MUTE 0x0100 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_MUTE_MASK 0x0100 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_MUTE_SHIFT 8 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_MUTE_WIDTH 1 /* OUT3L_MUTE */
- #define ARIZONA_OUT3L_VOL_MASK 0x00FF /* OUT3L_VOL - [7:0] */
- #define ARIZONA_OUT3L_VOL_SHIFT 0 /* OUT3L_VOL - [7:0] */
- #define ARIZONA_OUT3L_VOL_WIDTH 8 /* OUT3L_VOL - [7:0] */
- /*
- * R1058 (0x422) - DAC Volume Limit 3L
- */
- #define ARIZONA_OUT3L_VOL_LIM_MASK 0x00FF /* OUT3L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3L_VOL_LIM_SHIFT 0 /* OUT3L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3L_VOL_LIM_WIDTH 8 /* OUT3L_VOL_LIM - [7:0] */
- /*
- * R1059 (0x423) - Noise Gate Select 3L
- */
- #define ARIZONA_OUT3_NGATE_SRC_MASK 0x0FFF /* OUT3_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT3_NGATE_SRC_SHIFT 0 /* OUT3_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT3_NGATE_SRC_WIDTH 12 /* OUT3_NGATE_SRC - [11:0] */
- /*
- * R1060 (0x424) - Output Path Config 3R
- */
- #define ARIZONA_OUT3R_PGA_VOL_MASK 0x00FE /* OUT3R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3R_PGA_VOL_SHIFT 1 /* OUT3R_PGA_VOL - [7:1] */
- #define ARIZONA_OUT3R_PGA_VOL_WIDTH 7 /* OUT3R_PGA_VOL - [7:1] */
- /*
- * R1061 (0x425) - DAC Digital Volume 3R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT3R_MUTE 0x0100 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_MUTE_MASK 0x0100 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_MUTE_SHIFT 8 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_MUTE_WIDTH 1 /* OUT3R_MUTE */
- #define ARIZONA_OUT3R_VOL_MASK 0x00FF /* OUT3R_VOL - [7:0] */
- #define ARIZONA_OUT3R_VOL_SHIFT 0 /* OUT3R_VOL - [7:0] */
- #define ARIZONA_OUT3R_VOL_WIDTH 8 /* OUT3R_VOL - [7:0] */
- /*
- * R1062 (0x426) - DAC Volume Limit 3R
- */
- #define ARIZONA_OUT3R_ANC_SRC_MASK 0x0C00 /* OUT3R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3R_ANC_SRC_SHIFT 10 /* OUT3R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3R_ANC_SRC_WIDTH 2 /* OUT3R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT3R_VOL_LIM_MASK 0x00FF /* OUT3R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3R_VOL_LIM_SHIFT 0 /* OUT3R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT3R_VOL_LIM_WIDTH 8 /* OUT3R_VOL_LIM - [7:0] */
- /*
- * R1064 (0x428) - Output Path Config 4L
- */
- #define ARIZONA_OUT4_OSR 0x2000 /* OUT4_OSR */
- #define ARIZONA_OUT4_OSR_MASK 0x2000 /* OUT4_OSR */
- #define ARIZONA_OUT4_OSR_SHIFT 13 /* OUT4_OSR */
- #define ARIZONA_OUT4_OSR_WIDTH 1 /* OUT4_OSR */
- #define ARIZONA_OUT4L_ANC_SRC_MASK 0x0C00 /* OUT4L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4L_ANC_SRC_SHIFT 10 /* OUT4L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4L_ANC_SRC_WIDTH 2 /* OUT4L_ANC_SRC - [11:10] */
- /*
- * R1065 (0x429) - DAC Digital Volume 4L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT4L_MUTE 0x0100 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_MUTE_MASK 0x0100 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_MUTE_SHIFT 8 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_MUTE_WIDTH 1 /* OUT4L_MUTE */
- #define ARIZONA_OUT4L_VOL_MASK 0x00FF /* OUT4L_VOL - [7:0] */
- #define ARIZONA_OUT4L_VOL_SHIFT 0 /* OUT4L_VOL - [7:0] */
- #define ARIZONA_OUT4L_VOL_WIDTH 8 /* OUT4L_VOL - [7:0] */
- /*
- * R1066 (0x42A) - Out Volume 4L
- */
- #define ARIZONA_OUT4L_VOL_LIM_MASK 0x00FF /* OUT4L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4L_VOL_LIM_SHIFT 0 /* OUT4L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4L_VOL_LIM_WIDTH 8 /* OUT4L_VOL_LIM - [7:0] */
- /*
- * R1067 (0x42B) - Noise Gate Select 4L
- */
- #define ARIZONA_OUT4L_NGATE_SRC_MASK 0x0FFF /* OUT4L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4L_NGATE_SRC_SHIFT 0 /* OUT4L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4L_NGATE_SRC_WIDTH 12 /* OUT4L_NGATE_SRC - [11:0] */
- /*
- * R1068 (0x42C) - Output Path Config 4R
- */
- #define ARIZONA_OUT4R_ANC_SRC_MASK 0x0C00 /* OUT4R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4R_ANC_SRC_SHIFT 10 /* OUT4R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT4R_ANC_SRC_WIDTH 2 /* OUT4R_ANC_SRC - [11:10] */
- /*
- * R1069 (0x42D) - DAC Digital Volume 4R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT4R_MUTE 0x0100 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_MUTE_MASK 0x0100 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_MUTE_SHIFT 8 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_MUTE_WIDTH 1 /* OUT4R_MUTE */
- #define ARIZONA_OUT4R_VOL_MASK 0x00FF /* OUT4R_VOL - [7:0] */
- #define ARIZONA_OUT4R_VOL_SHIFT 0 /* OUT4R_VOL - [7:0] */
- #define ARIZONA_OUT4R_VOL_WIDTH 8 /* OUT4R_VOL - [7:0] */
- /*
- * R1070 (0x42E) - Out Volume 4R
- */
- #define ARIZONA_OUT4R_VOL_LIM_MASK 0x00FF /* OUT4R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4R_VOL_LIM_SHIFT 0 /* OUT4R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT4R_VOL_LIM_WIDTH 8 /* OUT4R_VOL_LIM - [7:0] */
- /*
- * R1071 (0x42F) - Noise Gate Select 4R
- */
- #define ARIZONA_OUT4R_NGATE_SRC_MASK 0x0FFF /* OUT4R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4R_NGATE_SRC_SHIFT 0 /* OUT4R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT4R_NGATE_SRC_WIDTH 12 /* OUT4R_NGATE_SRC - [11:0] */
- /*
- * R1072 (0x430) - Output Path Config 5L
- */
- #define ARIZONA_OUT5_OSR 0x2000 /* OUT5_OSR */
- #define ARIZONA_OUT5_OSR_MASK 0x2000 /* OUT5_OSR */
- #define ARIZONA_OUT5_OSR_SHIFT 13 /* OUT5_OSR */
- #define ARIZONA_OUT5_OSR_WIDTH 1 /* OUT5_OSR */
- #define ARIZONA_OUT5L_ANC_SRC_MASK 0x0C00 /* OUT5L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5L_ANC_SRC_SHIFT 10 /* OUT5L_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5L_ANC_SRC_WIDTH 2 /* OUT5L_ANC_SRC - [11:10] */
- /*
- * R1073 (0x431) - DAC Digital Volume 5L
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT5L_MUTE 0x0100 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_MUTE_MASK 0x0100 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_MUTE_SHIFT 8 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_MUTE_WIDTH 1 /* OUT5L_MUTE */
- #define ARIZONA_OUT5L_VOL_MASK 0x00FF /* OUT5L_VOL - [7:0] */
- #define ARIZONA_OUT5L_VOL_SHIFT 0 /* OUT5L_VOL - [7:0] */
- #define ARIZONA_OUT5L_VOL_WIDTH 8 /* OUT5L_VOL - [7:0] */
- /*
- * R1074 (0x432) - DAC Volume Limit 5L
- */
- #define ARIZONA_OUT5L_VOL_LIM_MASK 0x00FF /* OUT5L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5L_VOL_LIM_SHIFT 0 /* OUT5L_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5L_VOL_LIM_WIDTH 8 /* OUT5L_VOL_LIM - [7:0] */
- /*
- * R1075 (0x433) - Noise Gate Select 5L
- */
- #define ARIZONA_OUT5L_NGATE_SRC_MASK 0x0FFF /* OUT5L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5L_NGATE_SRC_SHIFT 0 /* OUT5L_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5L_NGATE_SRC_WIDTH 12 /* OUT5L_NGATE_SRC - [11:0] */
- /*
- * R1076 (0x434) - Output Path Config 5R
- */
- #define ARIZONA_OUT5R_ANC_SRC_MASK 0x0C00 /* OUT5R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5R_ANC_SRC_SHIFT 10 /* OUT5R_ANC_SRC - [11:10] */
- #define ARIZONA_OUT5R_ANC_SRC_WIDTH 2 /* OUT5R_ANC_SRC - [11:10] */
- /*
- * R1077 (0x435) - DAC Digital Volume 5R
- */
- #define ARIZONA_OUT_VU 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define ARIZONA_OUT_VU_SHIFT 9 /* OUT_VU */
- #define ARIZONA_OUT_VU_WIDTH 1 /* OUT_VU */
- #define ARIZONA_OUT5R_MUTE 0x0100 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_MUTE_MASK 0x0100 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_MUTE_SHIFT 8 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_MUTE_WIDTH 1 /* OUT5R_MUTE */
- #define ARIZONA_OUT5R_VOL_MASK 0x00FF /* OUT5R_VOL - [7:0] */
- #define ARIZONA_OUT5R_VOL_SHIFT 0 /* OUT5R_VOL - [7:0] */
- #define ARIZONA_OUT5R_VOL_WIDTH 8 /* OUT5R_VOL - [7:0] */
- /*
- * R1078 (0x436) - DAC Volume Limit 5R
- */
- #define ARIZONA_OUT5R_VOL_LIM_MASK 0x00FF /* OUT5R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5R_VOL_LIM_SHIFT 0 /* OUT5R_VOL_LIM - [7:0] */
- #define ARIZONA_OUT5R_VOL_LIM_WIDTH 8 /* OUT5R_VOL_LIM - [7:0] */
- /*
- * R1079 (0x437) - Noise Gate Select 5R
- */
- #define ARIZONA_OUT5R_NGATE_SRC_MASK 0x0FFF /* OUT5R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5R_NGATE_SRC_SHIFT 0 /* OUT5R_NGATE_SRC - [11:0] */
- #define ARIZONA_OUT5R_NGATE_SRC_WIDTH 12 /* OUT5R_NGATE_SRC - [11:0] */
- /*
- * R1104 (0x450) - DAC AEC Control 1
- */
- #define ARIZONA_AEC_LOOPBACK_SRC_MASK 0x003C /* AEC_LOOPBACK_SRC - [5:2] */
- #define ARIZONA_AEC_LOOPBACK_SRC_SHIFT 2 /* AEC_LOOPBACK_SRC - [5:2] */
- #define ARIZONA_AEC_LOOPBACK_SRC_WIDTH 4 /* AEC_LOOPBACK_SRC - [5:2] */
- #define ARIZONA_AEC_ENA_STS 0x0002 /* AEC_ENA_STS */
- #define ARIZONA_AEC_ENA_STS_MASK 0x0002 /* AEC_ENA_STS */
- #define ARIZONA_AEC_ENA_STS_SHIFT 1 /* AEC_ENA_STS */
- #define ARIZONA_AEC_ENA_STS_WIDTH 1 /* AEC_ENA_STS */
- #define ARIZONA_AEC_LOOPBACK_ENA 0x0001 /* AEC_LOOPBACK_ENA */
- #define ARIZONA_AEC_LOOPBACK_ENA_MASK 0x0001 /* AEC_LOOPBACK_ENA */
- #define ARIZONA_AEC_LOOPBACK_ENA_SHIFT 0 /* AEC_LOOPBACK_ENA */
- #define ARIZONA_AEC_LOOPBACK_ENA_WIDTH 1 /* AEC_LOOPBACK_ENA */
- /*
- * R1112 (0x458) - Noise Gate Control
- */
- #define ARIZONA_NGATE_HOLD_MASK 0x0030 /* NGATE_HOLD - [5:4] */
- #define ARIZONA_NGATE_HOLD_SHIFT 4 /* NGATE_HOLD - [5:4] */
- #define ARIZONA_NGATE_HOLD_WIDTH 2 /* NGATE_HOLD - [5:4] */
- #define ARIZONA_NGATE_THR_MASK 0x000E /* NGATE_THR - [3:1] */
- #define ARIZONA_NGATE_THR_SHIFT 1 /* NGATE_THR - [3:1] */
- #define ARIZONA_NGATE_THR_WIDTH 3 /* NGATE_THR - [3:1] */
- #define ARIZONA_NGATE_ENA 0x0001 /* NGATE_ENA */
- #define ARIZONA_NGATE_ENA_MASK 0x0001 /* NGATE_ENA */
- #define ARIZONA_NGATE_ENA_SHIFT 0 /* NGATE_ENA */
- #define ARIZONA_NGATE_ENA_WIDTH 1 /* NGATE_ENA */
- /*
- * R1168 (0x490) - PDM SPK1 CTRL 1
- */
- #define ARIZONA_SPK1R_MUTE 0x2000 /* SPK1R_MUTE */
- #define ARIZONA_SPK1R_MUTE_MASK 0x2000 /* SPK1R_MUTE */
- #define ARIZONA_SPK1R_MUTE_SHIFT 13 /* SPK1R_MUTE */
- #define ARIZONA_SPK1R_MUTE_WIDTH 1 /* SPK1R_MUTE */
- #define ARIZONA_SPK1L_MUTE 0x1000 /* SPK1L_MUTE */
- #define ARIZONA_SPK1L_MUTE_MASK 0x1000 /* SPK1L_MUTE */
- #define ARIZONA_SPK1L_MUTE_SHIFT 12 /* SPK1L_MUTE */
- #define ARIZONA_SPK1L_MUTE_WIDTH 1 /* SPK1L_MUTE */
- #define ARIZONA_SPK1_MUTE_ENDIAN 0x0100 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_ENDIAN_MASK 0x0100 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_ENDIAN_SHIFT 8 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_ENDIAN_WIDTH 1 /* SPK1_MUTE_ENDIAN */
- #define ARIZONA_SPK1_MUTE_SEQ1_MASK 0x00FF /* SPK1_MUTE_SEQ1 - [7:0] */
- #define ARIZONA_SPK1_MUTE_SEQ1_SHIFT 0 /* SPK1_MUTE_SEQ1 - [7:0] */
- #define ARIZONA_SPK1_MUTE_SEQ1_WIDTH 8 /* SPK1_MUTE_SEQ1 - [7:0] */
- /*
- * R1169 (0x491) - PDM SPK1 CTRL 2
- */
- #define ARIZONA_SPK1_FMT 0x0001 /* SPK1_FMT */
- #define ARIZONA_SPK1_FMT_MASK 0x0001 /* SPK1_FMT */
- #define ARIZONA_SPK1_FMT_SHIFT 0 /* SPK1_FMT */
- #define ARIZONA_SPK1_FMT_WIDTH 1 /* SPK1_FMT */
- /*
- * R1244 (0x4DC) - DAC comp 1
- */
- #define ARIZONA_OUT_COMP_COEFF_MASK 0xFFFF /* OUT_COMP_COEFF - [15:0] */
- #define ARIZONA_OUT_COMP_COEFF_SHIFT 0 /* OUT_COMP_COEFF - [15:0] */
- #define ARIZONA_OUT_COMP_COEFF_WIDTH 16 /* OUT_COMP_COEFF - [15:0] */
- /*
- * R1245 (0x4DD) - DAC comp 2
- */
- #define ARIZONA_OUT_COMP_COEFF_1 0x0002 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_1_MASK 0x0002 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_1_SHIFT 1 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_1_WIDTH 1 /* OUT_COMP_COEFF */
- #define ARIZONA_OUT_COMP_COEFF_SEL 0x0001 /* OUT_COMP_COEFF_SEL */
- #define ARIZONA_OUT_COMP_COEFF_SEL_MASK 0x0001 /* OUT_COMP_COEFF_SEL */
- #define ARIZONA_OUT_COMP_COEFF_SEL_SHIFT 0 /* OUT_COMP_COEFF_SEL */
- #define ARIZONA_OUT_COMP_COEFF_SEL_WIDTH 1 /* OUT_COMP_COEFF_SEL */
- /*
- * R1246 (0x4DE) - DAC comp 3
- */
- #define ARIZONA_AEC_COMP_COEFF_MASK 0xFFFF /* AEC_COMP_COEFF - [15:0] */
- #define ARIZONA_AEC_COMP_COEFF_SHIFT 0 /* AEC_COMP_COEFF - [15:0] */
- #define ARIZONA_AEC_COMP_COEFF_WIDTH 16 /* AEC_COMP_COEFF - [15:0] */
- /*
- * R1247 (0x4DF) - DAC comp 4
- */
- #define ARIZONA_AEC_COMP_COEFF_1 0x0002 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_1_MASK 0x0002 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_1_SHIFT 1 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_1_WIDTH 1 /* AEC_COMP_COEFF */
- #define ARIZONA_AEC_COMP_COEFF_SEL 0x0001 /* AEC_COMP_COEFF_SEL */
- #define ARIZONA_AEC_COMP_COEFF_SEL_MASK 0x0001 /* AEC_COMP_COEFF_SEL */
- #define ARIZONA_AEC_COMP_COEFF_SEL_SHIFT 0 /* AEC_COMP_COEFF_SEL */
- #define ARIZONA_AEC_COMP_COEFF_SEL_WIDTH 1 /* AEC_COMP_COEFF_SEL */
- /*
- * R1280 (0x500) - AIF1 BCLK Ctrl
- */
- #define ARIZONA_AIF1_BCLK_INV 0x0080 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_INV_MASK 0x0080 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_INV_SHIFT 7 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_INV_WIDTH 1 /* AIF1_BCLK_INV */
- #define ARIZONA_AIF1_BCLK_FRC 0x0040 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_FRC_MASK 0x0040 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_FRC_SHIFT 6 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_FRC_WIDTH 1 /* AIF1_BCLK_FRC */
- #define ARIZONA_AIF1_BCLK_MSTR 0x0020 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_MSTR_MASK 0x0020 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_MSTR_SHIFT 5 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_MSTR_WIDTH 1 /* AIF1_BCLK_MSTR */
- #define ARIZONA_AIF1_BCLK_FREQ_MASK 0x001F /* AIF1_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF1_BCLK_FREQ_SHIFT 0 /* AIF1_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF1_BCLK_FREQ_WIDTH 5 /* AIF1_BCLK_FREQ - [4:0] */
- /*
- * R1281 (0x501) - AIF1 Tx Pin Ctrl
- */
- #define ARIZONA_AIF1TX_DAT_TRI 0x0020 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_DAT_TRI_MASK 0x0020 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_DAT_TRI_SHIFT 5 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_DAT_TRI_WIDTH 1 /* AIF1TX_DAT_TRI */
- #define ARIZONA_AIF1TX_LRCLK_SRC 0x0008 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_SRC_MASK 0x0008 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_SRC_SHIFT 3 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_SRC_WIDTH 1 /* AIF1TX_LRCLK_SRC */
- #define ARIZONA_AIF1TX_LRCLK_INV 0x0004 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_INV_MASK 0x0004 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_INV_SHIFT 2 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_INV_WIDTH 1 /* AIF1TX_LRCLK_INV */
- #define ARIZONA_AIF1TX_LRCLK_FRC 0x0002 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_FRC_MASK 0x0002 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_FRC_SHIFT 1 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_FRC_WIDTH 1 /* AIF1TX_LRCLK_FRC */
- #define ARIZONA_AIF1TX_LRCLK_MSTR 0x0001 /* AIF1TX_LRCLK_MSTR */
- #define ARIZONA_AIF1TX_LRCLK_MSTR_MASK 0x0001 /* AIF1TX_LRCLK_MSTR */
- #define ARIZONA_AIF1TX_LRCLK_MSTR_SHIFT 0 /* AIF1TX_LRCLK_MSTR */
- #define ARIZONA_AIF1TX_LRCLK_MSTR_WIDTH 1 /* AIF1TX_LRCLK_MSTR */
- /*
- * R1282 (0x502) - AIF1 Rx Pin Ctrl
- */
- #define ARIZONA_AIF1RX_LRCLK_INV 0x0004 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_INV_MASK 0x0004 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_INV_SHIFT 2 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_INV_WIDTH 1 /* AIF1RX_LRCLK_INV */
- #define ARIZONA_AIF1RX_LRCLK_FRC 0x0002 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_FRC_MASK 0x0002 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_FRC_SHIFT 1 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_FRC_WIDTH 1 /* AIF1RX_LRCLK_FRC */
- #define ARIZONA_AIF1RX_LRCLK_MSTR 0x0001 /* AIF1RX_LRCLK_MSTR */
- #define ARIZONA_AIF1RX_LRCLK_MSTR_MASK 0x0001 /* AIF1RX_LRCLK_MSTR */
- #define ARIZONA_AIF1RX_LRCLK_MSTR_SHIFT 0 /* AIF1RX_LRCLK_MSTR */
- #define ARIZONA_AIF1RX_LRCLK_MSTR_WIDTH 1 /* AIF1RX_LRCLK_MSTR */
- /*
- * R1283 (0x503) - AIF1 Rate Ctrl
- */
- #define ARIZONA_AIF1_RATE_MASK 0x7800 /* AIF1_RATE - [14:11] */
- #define ARIZONA_AIF1_RATE_SHIFT 11 /* AIF1_RATE - [14:11] */
- #define ARIZONA_AIF1_RATE_WIDTH 4 /* AIF1_RATE - [14:11] */
- #define ARIZONA_AIF1_TRI 0x0040 /* AIF1_TRI */
- #define ARIZONA_AIF1_TRI_MASK 0x0040 /* AIF1_TRI */
- #define ARIZONA_AIF1_TRI_SHIFT 6 /* AIF1_TRI */
- #define ARIZONA_AIF1_TRI_WIDTH 1 /* AIF1_TRI */
- /*
- * R1284 (0x504) - AIF1 Format
- */
- #define ARIZONA_AIF1_FMT_MASK 0x0007 /* AIF1_FMT - [2:0] */
- #define ARIZONA_AIF1_FMT_SHIFT 0 /* AIF1_FMT - [2:0] */
- #define ARIZONA_AIF1_FMT_WIDTH 3 /* AIF1_FMT - [2:0] */
- /*
- * R1285 (0x505) - AIF1 Tx BCLK Rate
- */
- #define ARIZONA_AIF1TX_BCPF_MASK 0x1FFF /* AIF1TX_BCPF - [12:0] */
- #define ARIZONA_AIF1TX_BCPF_SHIFT 0 /* AIF1TX_BCPF - [12:0] */
- #define ARIZONA_AIF1TX_BCPF_WIDTH 13 /* AIF1TX_BCPF - [12:0] */
- /*
- * R1286 (0x506) - AIF1 Rx BCLK Rate
- */
- #define ARIZONA_AIF1RX_BCPF_MASK 0x1FFF /* AIF1RX_BCPF - [12:0] */
- #define ARIZONA_AIF1RX_BCPF_SHIFT 0 /* AIF1RX_BCPF - [12:0] */
- #define ARIZONA_AIF1RX_BCPF_WIDTH 13 /* AIF1RX_BCPF - [12:0] */
- /*
- * R1287 (0x507) - AIF1 Frame Ctrl 1
- */
- #define ARIZONA_AIF1TX_WL_MASK 0x3F00 /* AIF1TX_WL - [13:8] */
- #define ARIZONA_AIF1TX_WL_SHIFT 8 /* AIF1TX_WL - [13:8] */
- #define ARIZONA_AIF1TX_WL_WIDTH 6 /* AIF1TX_WL - [13:8] */
- #define ARIZONA_AIF1TX_SLOT_LEN_MASK 0x00FF /* AIF1TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1TX_SLOT_LEN_SHIFT 0 /* AIF1TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1TX_SLOT_LEN_WIDTH 8 /* AIF1TX_SLOT_LEN - [7:0] */
- /*
- * R1288 (0x508) - AIF1 Frame Ctrl 2
- */
- #define ARIZONA_AIF1RX_WL_MASK 0x3F00 /* AIF1RX_WL - [13:8] */
- #define ARIZONA_AIF1RX_WL_SHIFT 8 /* AIF1RX_WL - [13:8] */
- #define ARIZONA_AIF1RX_WL_WIDTH 6 /* AIF1RX_WL - [13:8] */
- #define ARIZONA_AIF1RX_SLOT_LEN_MASK 0x00FF /* AIF1RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1RX_SLOT_LEN_SHIFT 0 /* AIF1RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF1RX_SLOT_LEN_WIDTH 8 /* AIF1RX_SLOT_LEN - [7:0] */
- /*
- * R1289 (0x509) - AIF1 Frame Ctrl 3
- */
- #define ARIZONA_AIF1TX1_SLOT_MASK 0x003F /* AIF1TX1_SLOT - [5:0] */
- #define ARIZONA_AIF1TX1_SLOT_SHIFT 0 /* AIF1TX1_SLOT - [5:0] */
- #define ARIZONA_AIF1TX1_SLOT_WIDTH 6 /* AIF1TX1_SLOT - [5:0] */
- /*
- * R1290 (0x50A) - AIF1 Frame Ctrl 4
- */
- #define ARIZONA_AIF1TX2_SLOT_MASK 0x003F /* AIF1TX2_SLOT - [5:0] */
- #define ARIZONA_AIF1TX2_SLOT_SHIFT 0 /* AIF1TX2_SLOT - [5:0] */
- #define ARIZONA_AIF1TX2_SLOT_WIDTH 6 /* AIF1TX2_SLOT - [5:0] */
- /*
- * R1291 (0x50B) - AIF1 Frame Ctrl 5
- */
- #define ARIZONA_AIF1TX3_SLOT_MASK 0x003F /* AIF1TX3_SLOT - [5:0] */
- #define ARIZONA_AIF1TX3_SLOT_SHIFT 0 /* AIF1TX3_SLOT - [5:0] */
- #define ARIZONA_AIF1TX3_SLOT_WIDTH 6 /* AIF1TX3_SLOT - [5:0] */
- /*
- * R1292 (0x50C) - AIF1 Frame Ctrl 6
- */
- #define ARIZONA_AIF1TX4_SLOT_MASK 0x003F /* AIF1TX4_SLOT - [5:0] */
- #define ARIZONA_AIF1TX4_SLOT_SHIFT 0 /* AIF1TX4_SLOT - [5:0] */
- #define ARIZONA_AIF1TX4_SLOT_WIDTH 6 /* AIF1TX4_SLOT - [5:0] */
- /*
- * R1293 (0x50D) - AIF1 Frame Ctrl 7
- */
- #define ARIZONA_AIF1TX5_SLOT_MASK 0x003F /* AIF1TX5_SLOT - [5:0] */
- #define ARIZONA_AIF1TX5_SLOT_SHIFT 0 /* AIF1TX5_SLOT - [5:0] */
- #define ARIZONA_AIF1TX5_SLOT_WIDTH 6 /* AIF1TX5_SLOT - [5:0] */
- /*
- * R1294 (0x50E) - AIF1 Frame Ctrl 8
- */
- #define ARIZONA_AIF1TX6_SLOT_MASK 0x003F /* AIF1TX6_SLOT - [5:0] */
- #define ARIZONA_AIF1TX6_SLOT_SHIFT 0 /* AIF1TX6_SLOT - [5:0] */
- #define ARIZONA_AIF1TX6_SLOT_WIDTH 6 /* AIF1TX6_SLOT - [5:0] */
- /*
- * R1295 (0x50F) - AIF1 Frame Ctrl 9
- */
- #define ARIZONA_AIF1TX7_SLOT_MASK 0x003F /* AIF1TX7_SLOT - [5:0] */
- #define ARIZONA_AIF1TX7_SLOT_SHIFT 0 /* AIF1TX7_SLOT - [5:0] */
- #define ARIZONA_AIF1TX7_SLOT_WIDTH 6 /* AIF1TX7_SLOT - [5:0] */
- /*
- * R1296 (0x510) - AIF1 Frame Ctrl 10
- */
- #define ARIZONA_AIF1TX8_SLOT_MASK 0x003F /* AIF1TX8_SLOT - [5:0] */
- #define ARIZONA_AIF1TX8_SLOT_SHIFT 0 /* AIF1TX8_SLOT - [5:0] */
- #define ARIZONA_AIF1TX8_SLOT_WIDTH 6 /* AIF1TX8_SLOT - [5:0] */
- /*
- * R1297 (0x511) - AIF1 Frame Ctrl 11
- */
- #define ARIZONA_AIF1RX1_SLOT_MASK 0x003F /* AIF1RX1_SLOT - [5:0] */
- #define ARIZONA_AIF1RX1_SLOT_SHIFT 0 /* AIF1RX1_SLOT - [5:0] */
- #define ARIZONA_AIF1RX1_SLOT_WIDTH 6 /* AIF1RX1_SLOT - [5:0] */
- /*
- * R1298 (0x512) - AIF1 Frame Ctrl 12
- */
- #define ARIZONA_AIF1RX2_SLOT_MASK 0x003F /* AIF1RX2_SLOT - [5:0] */
- #define ARIZONA_AIF1RX2_SLOT_SHIFT 0 /* AIF1RX2_SLOT - [5:0] */
- #define ARIZONA_AIF1RX2_SLOT_WIDTH 6 /* AIF1RX2_SLOT - [5:0] */
- /*
- * R1299 (0x513) - AIF1 Frame Ctrl 13
- */
- #define ARIZONA_AIF1RX3_SLOT_MASK 0x003F /* AIF1RX3_SLOT - [5:0] */
- #define ARIZONA_AIF1RX3_SLOT_SHIFT 0 /* AIF1RX3_SLOT - [5:0] */
- #define ARIZONA_AIF1RX3_SLOT_WIDTH 6 /* AIF1RX3_SLOT - [5:0] */
- /*
- * R1300 (0x514) - AIF1 Frame Ctrl 14
- */
- #define ARIZONA_AIF1RX4_SLOT_MASK 0x003F /* AIF1RX4_SLOT - [5:0] */
- #define ARIZONA_AIF1RX4_SLOT_SHIFT 0 /* AIF1RX4_SLOT - [5:0] */
- #define ARIZONA_AIF1RX4_SLOT_WIDTH 6 /* AIF1RX4_SLOT - [5:0] */
- /*
- * R1301 (0x515) - AIF1 Frame Ctrl 15
- */
- #define ARIZONA_AIF1RX5_SLOT_MASK 0x003F /* AIF1RX5_SLOT - [5:0] */
- #define ARIZONA_AIF1RX5_SLOT_SHIFT 0 /* AIF1RX5_SLOT - [5:0] */
- #define ARIZONA_AIF1RX5_SLOT_WIDTH 6 /* AIF1RX5_SLOT - [5:0] */
- /*
- * R1302 (0x516) - AIF1 Frame Ctrl 16
- */
- #define ARIZONA_AIF1RX6_SLOT_MASK 0x003F /* AIF1RX6_SLOT - [5:0] */
- #define ARIZONA_AIF1RX6_SLOT_SHIFT 0 /* AIF1RX6_SLOT - [5:0] */
- #define ARIZONA_AIF1RX6_SLOT_WIDTH 6 /* AIF1RX6_SLOT - [5:0] */
- /*
- * R1303 (0x517) - AIF1 Frame Ctrl 17
- */
- #define ARIZONA_AIF1RX7_SLOT_MASK 0x003F /* AIF1RX7_SLOT - [5:0] */
- #define ARIZONA_AIF1RX7_SLOT_SHIFT 0 /* AIF1RX7_SLOT - [5:0] */
- #define ARIZONA_AIF1RX7_SLOT_WIDTH 6 /* AIF1RX7_SLOT - [5:0] */
- /*
- * R1304 (0x518) - AIF1 Frame Ctrl 18
- */
- #define ARIZONA_AIF1RX8_SLOT_MASK 0x003F /* AIF1RX8_SLOT - [5:0] */
- #define ARIZONA_AIF1RX8_SLOT_SHIFT 0 /* AIF1RX8_SLOT - [5:0] */
- #define ARIZONA_AIF1RX8_SLOT_WIDTH 6 /* AIF1RX8_SLOT - [5:0] */
- /*
- * R1305 (0x519) - AIF1 Tx Enables
- */
- #define ARIZONA_AIF1TX8_ENA 0x0080 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX8_ENA_MASK 0x0080 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX8_ENA_SHIFT 7 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX8_ENA_WIDTH 1 /* AIF1TX8_ENA */
- #define ARIZONA_AIF1TX7_ENA 0x0040 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX7_ENA_MASK 0x0040 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX7_ENA_SHIFT 6 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX7_ENA_WIDTH 1 /* AIF1TX7_ENA */
- #define ARIZONA_AIF1TX6_ENA 0x0020 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX6_ENA_MASK 0x0020 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX6_ENA_SHIFT 5 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX6_ENA_WIDTH 1 /* AIF1TX6_ENA */
- #define ARIZONA_AIF1TX5_ENA 0x0010 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX5_ENA_MASK 0x0010 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX5_ENA_SHIFT 4 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX5_ENA_WIDTH 1 /* AIF1TX5_ENA */
- #define ARIZONA_AIF1TX4_ENA 0x0008 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX4_ENA_MASK 0x0008 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX4_ENA_SHIFT 3 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX4_ENA_WIDTH 1 /* AIF1TX4_ENA */
- #define ARIZONA_AIF1TX3_ENA 0x0004 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX3_ENA_MASK 0x0004 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX3_ENA_SHIFT 2 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX3_ENA_WIDTH 1 /* AIF1TX3_ENA */
- #define ARIZONA_AIF1TX2_ENA 0x0002 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX2_ENA_MASK 0x0002 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX2_ENA_SHIFT 1 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX2_ENA_WIDTH 1 /* AIF1TX2_ENA */
- #define ARIZONA_AIF1TX1_ENA 0x0001 /* AIF1TX1_ENA */
- #define ARIZONA_AIF1TX1_ENA_MASK 0x0001 /* AIF1TX1_ENA */
- #define ARIZONA_AIF1TX1_ENA_SHIFT 0 /* AIF1TX1_ENA */
- #define ARIZONA_AIF1TX1_ENA_WIDTH 1 /* AIF1TX1_ENA */
- /*
- * R1306 (0x51A) - AIF1 Rx Enables
- */
- #define ARIZONA_AIF1RX8_ENA 0x0080 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX8_ENA_MASK 0x0080 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX8_ENA_SHIFT 7 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX8_ENA_WIDTH 1 /* AIF1RX8_ENA */
- #define ARIZONA_AIF1RX7_ENA 0x0040 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX7_ENA_MASK 0x0040 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX7_ENA_SHIFT 6 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX7_ENA_WIDTH 1 /* AIF1RX7_ENA */
- #define ARIZONA_AIF1RX6_ENA 0x0020 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX6_ENA_MASK 0x0020 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX6_ENA_SHIFT 5 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX6_ENA_WIDTH 1 /* AIF1RX6_ENA */
- #define ARIZONA_AIF1RX5_ENA 0x0010 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX5_ENA_MASK 0x0010 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX5_ENA_SHIFT 4 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX5_ENA_WIDTH 1 /* AIF1RX5_ENA */
- #define ARIZONA_AIF1RX4_ENA 0x0008 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX4_ENA_MASK 0x0008 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX4_ENA_SHIFT 3 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX4_ENA_WIDTH 1 /* AIF1RX4_ENA */
- #define ARIZONA_AIF1RX3_ENA 0x0004 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX3_ENA_MASK 0x0004 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX3_ENA_SHIFT 2 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX3_ENA_WIDTH 1 /* AIF1RX3_ENA */
- #define ARIZONA_AIF1RX2_ENA 0x0002 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX2_ENA_MASK 0x0002 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX2_ENA_SHIFT 1 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX2_ENA_WIDTH 1 /* AIF1RX2_ENA */
- #define ARIZONA_AIF1RX1_ENA 0x0001 /* AIF1RX1_ENA */
- #define ARIZONA_AIF1RX1_ENA_MASK 0x0001 /* AIF1RX1_ENA */
- #define ARIZONA_AIF1RX1_ENA_SHIFT 0 /* AIF1RX1_ENA */
- #define ARIZONA_AIF1RX1_ENA_WIDTH 1 /* AIF1RX1_ENA */
- /*
- * R1307 (0x51B) - AIF1 Force Write
- */
- #define ARIZONA_AIF1_FRC_WR 0x0001 /* AIF1_FRC_WR */
- #define ARIZONA_AIF1_FRC_WR_MASK 0x0001 /* AIF1_FRC_WR */
- #define ARIZONA_AIF1_FRC_WR_SHIFT 0 /* AIF1_FRC_WR */
- #define ARIZONA_AIF1_FRC_WR_WIDTH 1 /* AIF1_FRC_WR */
- /*
- * R1344 (0x540) - AIF2 BCLK Ctrl
- */
- #define ARIZONA_AIF2_BCLK_INV 0x0080 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_INV_MASK 0x0080 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_INV_SHIFT 7 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_INV_WIDTH 1 /* AIF2_BCLK_INV */
- #define ARIZONA_AIF2_BCLK_FRC 0x0040 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_FRC_MASK 0x0040 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_FRC_SHIFT 6 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_FRC_WIDTH 1 /* AIF2_BCLK_FRC */
- #define ARIZONA_AIF2_BCLK_MSTR 0x0020 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_MSTR_MASK 0x0020 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_MSTR_SHIFT 5 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_MSTR_WIDTH 1 /* AIF2_BCLK_MSTR */
- #define ARIZONA_AIF2_BCLK_FREQ_MASK 0x001F /* AIF2_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF2_BCLK_FREQ_SHIFT 0 /* AIF2_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF2_BCLK_FREQ_WIDTH 5 /* AIF2_BCLK_FREQ - [4:0] */
- /*
- * R1345 (0x541) - AIF2 Tx Pin Ctrl
- */
- #define ARIZONA_AIF2TX_DAT_TRI 0x0020 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_DAT_TRI_MASK 0x0020 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_DAT_TRI_SHIFT 5 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_DAT_TRI_WIDTH 1 /* AIF2TX_DAT_TRI */
- #define ARIZONA_AIF2TX_LRCLK_SRC 0x0008 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_SRC_MASK 0x0008 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_SRC_SHIFT 3 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_SRC_WIDTH 1 /* AIF2TX_LRCLK_SRC */
- #define ARIZONA_AIF2TX_LRCLK_INV 0x0004 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_INV_MASK 0x0004 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_INV_SHIFT 2 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_INV_WIDTH 1 /* AIF2TX_LRCLK_INV */
- #define ARIZONA_AIF2TX_LRCLK_FRC 0x0002 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_FRC_MASK 0x0002 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_FRC_SHIFT 1 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_FRC_WIDTH 1 /* AIF2TX_LRCLK_FRC */
- #define ARIZONA_AIF2TX_LRCLK_MSTR 0x0001 /* AIF2TX_LRCLK_MSTR */
- #define ARIZONA_AIF2TX_LRCLK_MSTR_MASK 0x0001 /* AIF2TX_LRCLK_MSTR */
- #define ARIZONA_AIF2TX_LRCLK_MSTR_SHIFT 0 /* AIF2TX_LRCLK_MSTR */
- #define ARIZONA_AIF2TX_LRCLK_MSTR_WIDTH 1 /* AIF2TX_LRCLK_MSTR */
- /*
- * R1346 (0x542) - AIF2 Rx Pin Ctrl
- */
- #define ARIZONA_AIF2RX_LRCLK_INV 0x0004 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_INV_MASK 0x0004 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_INV_SHIFT 2 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_INV_WIDTH 1 /* AIF2RX_LRCLK_INV */
- #define ARIZONA_AIF2RX_LRCLK_FRC 0x0002 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_FRC_MASK 0x0002 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_FRC_SHIFT 1 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_FRC_WIDTH 1 /* AIF2RX_LRCLK_FRC */
- #define ARIZONA_AIF2RX_LRCLK_MSTR 0x0001 /* AIF2RX_LRCLK_MSTR */
- #define ARIZONA_AIF2RX_LRCLK_MSTR_MASK 0x0001 /* AIF2RX_LRCLK_MSTR */
- #define ARIZONA_AIF2RX_LRCLK_MSTR_SHIFT 0 /* AIF2RX_LRCLK_MSTR */
- #define ARIZONA_AIF2RX_LRCLK_MSTR_WIDTH 1 /* AIF2RX_LRCLK_MSTR */
- /*
- * R1347 (0x543) - AIF2 Rate Ctrl
- */
- #define ARIZONA_AIF2_RATE_MASK 0x7800 /* AIF2_RATE - [14:11] */
- #define ARIZONA_AIF2_RATE_SHIFT 11 /* AIF2_RATE - [14:11] */
- #define ARIZONA_AIF2_RATE_WIDTH 4 /* AIF2_RATE - [14:11] */
- #define ARIZONA_AIF2_TRI 0x0040 /* AIF2_TRI */
- #define ARIZONA_AIF2_TRI_MASK 0x0040 /* AIF2_TRI */
- #define ARIZONA_AIF2_TRI_SHIFT 6 /* AIF2_TRI */
- #define ARIZONA_AIF2_TRI_WIDTH 1 /* AIF2_TRI */
- /*
- * R1348 (0x544) - AIF2 Format
- */
- #define ARIZONA_AIF2_FMT_MASK 0x0007 /* AIF2_FMT - [2:0] */
- #define ARIZONA_AIF2_FMT_SHIFT 0 /* AIF2_FMT - [2:0] */
- #define ARIZONA_AIF2_FMT_WIDTH 3 /* AIF2_FMT - [2:0] */
- /*
- * R1349 (0x545) - AIF2 Tx BCLK Rate
- */
- #define ARIZONA_AIF2TX_BCPF_MASK 0x1FFF /* AIF2TX_BCPF - [12:0] */
- #define ARIZONA_AIF2TX_BCPF_SHIFT 0 /* AIF2TX_BCPF - [12:0] */
- #define ARIZONA_AIF2TX_BCPF_WIDTH 13 /* AIF2TX_BCPF - [12:0] */
- /*
- * R1350 (0x546) - AIF2 Rx BCLK Rate
- */
- #define ARIZONA_AIF2RX_BCPF_MASK 0x1FFF /* AIF2RX_BCPF - [12:0] */
- #define ARIZONA_AIF2RX_BCPF_SHIFT 0 /* AIF2RX_BCPF - [12:0] */
- #define ARIZONA_AIF2RX_BCPF_WIDTH 13 /* AIF2RX_BCPF - [12:0] */
- /*
- * R1351 (0x547) - AIF2 Frame Ctrl 1
- */
- #define ARIZONA_AIF2TX_WL_MASK 0x3F00 /* AIF2TX_WL - [13:8] */
- #define ARIZONA_AIF2TX_WL_SHIFT 8 /* AIF2TX_WL - [13:8] */
- #define ARIZONA_AIF2TX_WL_WIDTH 6 /* AIF2TX_WL - [13:8] */
- #define ARIZONA_AIF2TX_SLOT_LEN_MASK 0x00FF /* AIF2TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2TX_SLOT_LEN_SHIFT 0 /* AIF2TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2TX_SLOT_LEN_WIDTH 8 /* AIF2TX_SLOT_LEN - [7:0] */
- /*
- * R1352 (0x548) - AIF2 Frame Ctrl 2
- */
- #define ARIZONA_AIF2RX_WL_MASK 0x3F00 /* AIF2RX_WL - [13:8] */
- #define ARIZONA_AIF2RX_WL_SHIFT 8 /* AIF2RX_WL - [13:8] */
- #define ARIZONA_AIF2RX_WL_WIDTH 6 /* AIF2RX_WL - [13:8] */
- #define ARIZONA_AIF2RX_SLOT_LEN_MASK 0x00FF /* AIF2RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2RX_SLOT_LEN_SHIFT 0 /* AIF2RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF2RX_SLOT_LEN_WIDTH 8 /* AIF2RX_SLOT_LEN - [7:0] */
- /*
- * R1353 (0x549) - AIF2 Frame Ctrl 3
- */
- #define ARIZONA_AIF2TX1_SLOT_MASK 0x003F /* AIF2TX1_SLOT - [5:0] */
- #define ARIZONA_AIF2TX1_SLOT_SHIFT 0 /* AIF2TX1_SLOT - [5:0] */
- #define ARIZONA_AIF2TX1_SLOT_WIDTH 6 /* AIF2TX1_SLOT - [5:0] */
- /*
- * R1354 (0x54A) - AIF2 Frame Ctrl 4
- */
- #define ARIZONA_AIF2TX2_SLOT_MASK 0x003F /* AIF2TX2_SLOT - [5:0] */
- #define ARIZONA_AIF2TX2_SLOT_SHIFT 0 /* AIF2TX2_SLOT - [5:0] */
- #define ARIZONA_AIF2TX2_SLOT_WIDTH 6 /* AIF2TX2_SLOT - [5:0] */
- /*
- * R1361 (0x551) - AIF2 Frame Ctrl 11
- */
- #define ARIZONA_AIF2RX1_SLOT_MASK 0x003F /* AIF2RX1_SLOT - [5:0] */
- #define ARIZONA_AIF2RX1_SLOT_SHIFT 0 /* AIF2RX1_SLOT - [5:0] */
- #define ARIZONA_AIF2RX1_SLOT_WIDTH 6 /* AIF2RX1_SLOT - [5:0] */
- /*
- * R1362 (0x552) - AIF2 Frame Ctrl 12
- */
- #define ARIZONA_AIF2RX2_SLOT_MASK 0x003F /* AIF2RX2_SLOT - [5:0] */
- #define ARIZONA_AIF2RX2_SLOT_SHIFT 0 /* AIF2RX2_SLOT - [5:0] */
- #define ARIZONA_AIF2RX2_SLOT_WIDTH 6 /* AIF2RX2_SLOT - [5:0] */
- /*
- * R1369 (0x559) - AIF2 Tx Enables
- */
- #define ARIZONA_AIF2TX2_ENA 0x0002 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX2_ENA_MASK 0x0002 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX2_ENA_SHIFT 1 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX2_ENA_WIDTH 1 /* AIF2TX2_ENA */
- #define ARIZONA_AIF2TX1_ENA 0x0001 /* AIF2TX1_ENA */
- #define ARIZONA_AIF2TX1_ENA_MASK 0x0001 /* AIF2TX1_ENA */
- #define ARIZONA_AIF2TX1_ENA_SHIFT 0 /* AIF2TX1_ENA */
- #define ARIZONA_AIF2TX1_ENA_WIDTH 1 /* AIF2TX1_ENA */
- /*
- * R1370 (0x55A) - AIF2 Rx Enables
- */
- #define ARIZONA_AIF2RX2_ENA 0x0002 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX2_ENA_MASK 0x0002 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX2_ENA_SHIFT 1 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX2_ENA_WIDTH 1 /* AIF2RX2_ENA */
- #define ARIZONA_AIF2RX1_ENA 0x0001 /* AIF2RX1_ENA */
- #define ARIZONA_AIF2RX1_ENA_MASK 0x0001 /* AIF2RX1_ENA */
- #define ARIZONA_AIF2RX1_ENA_SHIFT 0 /* AIF2RX1_ENA */
- #define ARIZONA_AIF2RX1_ENA_WIDTH 1 /* AIF2RX1_ENA */
- /*
- * R1371 (0x55B) - AIF2 Force Write
- */
- #define ARIZONA_AIF2_FRC_WR 0x0001 /* AIF2_FRC_WR */
- #define ARIZONA_AIF2_FRC_WR_MASK 0x0001 /* AIF2_FRC_WR */
- #define ARIZONA_AIF2_FRC_WR_SHIFT 0 /* AIF2_FRC_WR */
- #define ARIZONA_AIF2_FRC_WR_WIDTH 1 /* AIF2_FRC_WR */
- /*
- * R1408 (0x580) - AIF3 BCLK Ctrl
- */
- #define ARIZONA_AIF3_BCLK_INV 0x0080 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_INV_MASK 0x0080 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_INV_SHIFT 7 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_INV_WIDTH 1 /* AIF3_BCLK_INV */
- #define ARIZONA_AIF3_BCLK_FRC 0x0040 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_FRC_MASK 0x0040 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_FRC_SHIFT 6 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_FRC_WIDTH 1 /* AIF3_BCLK_FRC */
- #define ARIZONA_AIF3_BCLK_MSTR 0x0020 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_MSTR_MASK 0x0020 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_MSTR_SHIFT 5 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_MSTR_WIDTH 1 /* AIF3_BCLK_MSTR */
- #define ARIZONA_AIF3_BCLK_FREQ_MASK 0x001F /* AIF3_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF3_BCLK_FREQ_SHIFT 0 /* AIF3_BCLK_FREQ - [4:0] */
- #define ARIZONA_AIF3_BCLK_FREQ_WIDTH 5 /* AIF3_BCLK_FREQ - [4:0] */
- /*
- * R1409 (0x581) - AIF3 Tx Pin Ctrl
- */
- #define ARIZONA_AIF3TX_DAT_TRI 0x0020 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_DAT_TRI_MASK 0x0020 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_DAT_TRI_SHIFT 5 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_DAT_TRI_WIDTH 1 /* AIF3TX_DAT_TRI */
- #define ARIZONA_AIF3TX_LRCLK_SRC 0x0008 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_SRC_MASK 0x0008 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_SRC_SHIFT 3 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_SRC_WIDTH 1 /* AIF3TX_LRCLK_SRC */
- #define ARIZONA_AIF3TX_LRCLK_INV 0x0004 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_INV_MASK 0x0004 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_INV_SHIFT 2 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_INV_WIDTH 1 /* AIF3TX_LRCLK_INV */
- #define ARIZONA_AIF3TX_LRCLK_FRC 0x0002 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_FRC_MASK 0x0002 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_FRC_SHIFT 1 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_FRC_WIDTH 1 /* AIF3TX_LRCLK_FRC */
- #define ARIZONA_AIF3TX_LRCLK_MSTR 0x0001 /* AIF3TX_LRCLK_MSTR */
- #define ARIZONA_AIF3TX_LRCLK_MSTR_MASK 0x0001 /* AIF3TX_LRCLK_MSTR */
- #define ARIZONA_AIF3TX_LRCLK_MSTR_SHIFT 0 /* AIF3TX_LRCLK_MSTR */
- #define ARIZONA_AIF3TX_LRCLK_MSTR_WIDTH 1 /* AIF3TX_LRCLK_MSTR */
- /*
- * R1410 (0x582) - AIF3 Rx Pin Ctrl
- */
- #define ARIZONA_AIF3RX_LRCLK_INV 0x0004 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_INV_MASK 0x0004 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_INV_SHIFT 2 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_INV_WIDTH 1 /* AIF3RX_LRCLK_INV */
- #define ARIZONA_AIF3RX_LRCLK_FRC 0x0002 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_FRC_MASK 0x0002 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_FRC_SHIFT 1 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_FRC_WIDTH 1 /* AIF3RX_LRCLK_FRC */
- #define ARIZONA_AIF3RX_LRCLK_MSTR 0x0001 /* AIF3RX_LRCLK_MSTR */
- #define ARIZONA_AIF3RX_LRCLK_MSTR_MASK 0x0001 /* AIF3RX_LRCLK_MSTR */
- #define ARIZONA_AIF3RX_LRCLK_MSTR_SHIFT 0 /* AIF3RX_LRCLK_MSTR */
- #define ARIZONA_AIF3RX_LRCLK_MSTR_WIDTH 1 /* AIF3RX_LRCLK_MSTR */
- /*
- * R1411 (0x583) - AIF3 Rate Ctrl
- */
- #define ARIZONA_AIF3_RATE_MASK 0x7800 /* AIF3_RATE - [14:11] */
- #define ARIZONA_AIF3_RATE_SHIFT 11 /* AIF3_RATE - [14:11] */
- #define ARIZONA_AIF3_RATE_WIDTH 4 /* AIF3_RATE - [14:11] */
- #define ARIZONA_AIF3_TRI 0x0040 /* AIF3_TRI */
- #define ARIZONA_AIF3_TRI_MASK 0x0040 /* AIF3_TRI */
- #define ARIZONA_AIF3_TRI_SHIFT 6 /* AIF3_TRI */
- #define ARIZONA_AIF3_TRI_WIDTH 1 /* AIF3_TRI */
- /*
- * R1412 (0x584) - AIF3 Format
- */
- #define ARIZONA_AIF3_FMT_MASK 0x0007 /* AIF3_FMT - [2:0] */
- #define ARIZONA_AIF3_FMT_SHIFT 0 /* AIF3_FMT - [2:0] */
- #define ARIZONA_AIF3_FMT_WIDTH 3 /* AIF3_FMT - [2:0] */
- /*
- * R1413 (0x585) - AIF3 Tx BCLK Rate
- */
- #define ARIZONA_AIF3TX_BCPF_MASK 0x1FFF /* AIF3TX_BCPF - [12:0] */
- #define ARIZONA_AIF3TX_BCPF_SHIFT 0 /* AIF3TX_BCPF - [12:0] */
- #define ARIZONA_AIF3TX_BCPF_WIDTH 13 /* AIF3TX_BCPF - [12:0] */
- /*
- * R1414 (0x586) - AIF3 Rx BCLK Rate
- */
- #define ARIZONA_AIF3RX_BCPF_MASK 0x1FFF /* AIF3RX_BCPF - [12:0] */
- #define ARIZONA_AIF3RX_BCPF_SHIFT 0 /* AIF3RX_BCPF - [12:0] */
- #define ARIZONA_AIF3RX_BCPF_WIDTH 13 /* AIF3RX_BCPF - [12:0] */
- /*
- * R1415 (0x587) - AIF3 Frame Ctrl 1
- */
- #define ARIZONA_AIF3TX_WL_MASK 0x3F00 /* AIF3TX_WL - [13:8] */
- #define ARIZONA_AIF3TX_WL_SHIFT 8 /* AIF3TX_WL - [13:8] */
- #define ARIZONA_AIF3TX_WL_WIDTH 6 /* AIF3TX_WL - [13:8] */
- #define ARIZONA_AIF3TX_SLOT_LEN_MASK 0x00FF /* AIF3TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3TX_SLOT_LEN_SHIFT 0 /* AIF3TX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3TX_SLOT_LEN_WIDTH 8 /* AIF3TX_SLOT_LEN - [7:0] */
- /*
- * R1416 (0x588) - AIF3 Frame Ctrl 2
- */
- #define ARIZONA_AIF3RX_WL_MASK 0x3F00 /* AIF3RX_WL - [13:8] */
- #define ARIZONA_AIF3RX_WL_SHIFT 8 /* AIF3RX_WL - [13:8] */
- #define ARIZONA_AIF3RX_WL_WIDTH 6 /* AIF3RX_WL - [13:8] */
- #define ARIZONA_AIF3RX_SLOT_LEN_MASK 0x00FF /* AIF3RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3RX_SLOT_LEN_SHIFT 0 /* AIF3RX_SLOT_LEN - [7:0] */
- #define ARIZONA_AIF3RX_SLOT_LEN_WIDTH 8 /* AIF3RX_SLOT_LEN - [7:0] */
- /*
- * R1417 (0x589) - AIF3 Frame Ctrl 3
- */
- #define ARIZONA_AIF3TX1_SLOT_MASK 0x003F /* AIF3TX1_SLOT - [5:0] */
- #define ARIZONA_AIF3TX1_SLOT_SHIFT 0 /* AIF3TX1_SLOT - [5:0] */
- #define ARIZONA_AIF3TX1_SLOT_WIDTH 6 /* AIF3TX1_SLOT - [5:0] */
- /*
- * R1418 (0x58A) - AIF3 Frame Ctrl 4
- */
- #define ARIZONA_AIF3TX2_SLOT_MASK 0x003F /* AIF3TX2_SLOT - [5:0] */
- #define ARIZONA_AIF3TX2_SLOT_SHIFT 0 /* AIF3TX2_SLOT - [5:0] */
- #define ARIZONA_AIF3TX2_SLOT_WIDTH 6 /* AIF3TX2_SLOT - [5:0] */
- /*
- * R1425 (0x591) - AIF3 Frame Ctrl 11
- */
- #define ARIZONA_AIF3RX1_SLOT_MASK 0x003F /* AIF3RX1_SLOT - [5:0] */
- #define ARIZONA_AIF3RX1_SLOT_SHIFT 0 /* AIF3RX1_SLOT - [5:0] */
- #define ARIZONA_AIF3RX1_SLOT_WIDTH 6 /* AIF3RX1_SLOT - [5:0] */
- /*
- * R1426 (0x592) - AIF3 Frame Ctrl 12
- */
- #define ARIZONA_AIF3RX2_SLOT_MASK 0x003F /* AIF3RX2_SLOT - [5:0] */
- #define ARIZONA_AIF3RX2_SLOT_SHIFT 0 /* AIF3RX2_SLOT - [5:0] */
- #define ARIZONA_AIF3RX2_SLOT_WIDTH 6 /* AIF3RX2_SLOT - [5:0] */
- /*
- * R1433 (0x599) - AIF3 Tx Enables
- */
- #define ARIZONA_AIF3TX2_ENA 0x0002 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX2_ENA_MASK 0x0002 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX2_ENA_SHIFT 1 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX2_ENA_WIDTH 1 /* AIF3TX2_ENA */
- #define ARIZONA_AIF3TX1_ENA 0x0001 /* AIF3TX1_ENA */
- #define ARIZONA_AIF3TX1_ENA_MASK 0x0001 /* AIF3TX1_ENA */
- #define ARIZONA_AIF3TX1_ENA_SHIFT 0 /* AIF3TX1_ENA */
- #define ARIZONA_AIF3TX1_ENA_WIDTH 1 /* AIF3TX1_ENA */
- /*
- * R1434 (0x59A) - AIF3 Rx Enables
- */
- #define ARIZONA_AIF3RX2_ENA 0x0002 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX2_ENA_MASK 0x0002 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX2_ENA_SHIFT 1 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX2_ENA_WIDTH 1 /* AIF3RX2_ENA */
- #define ARIZONA_AIF3RX1_ENA 0x0001 /* AIF3RX1_ENA */
- #define ARIZONA_AIF3RX1_ENA_MASK 0x0001 /* AIF3RX1_ENA */
- #define ARIZONA_AIF3RX1_ENA_SHIFT 0 /* AIF3RX1_ENA */
- #define ARIZONA_AIF3RX1_ENA_WIDTH 1 /* AIF3RX1_ENA */
- /*
- * R1435 (0x59B) - AIF3 Force Write
- */
- #define ARIZONA_AIF3_FRC_WR 0x0001 /* AIF3_FRC_WR */
- #define ARIZONA_AIF3_FRC_WR_MASK 0x0001 /* AIF3_FRC_WR */
- #define ARIZONA_AIF3_FRC_WR_SHIFT 0 /* AIF3_FRC_WR */
- #define ARIZONA_AIF3_FRC_WR_WIDTH 1 /* AIF3_FRC_WR */
- /*
- * R1507 (0x5E3) - SLIMbus Framer Ref Gear
- */
- #define ARIZONA_SLIMCLK_SRC 0x0010 /* SLIMCLK_SRC */
- #define ARIZONA_SLIMCLK_SRC_MASK 0x0010 /* SLIMCLK_SRC */
- #define ARIZONA_SLIMCLK_SRC_SHIFT 4 /* SLIMCLK_SRC */
- #define ARIZONA_SLIMCLK_SRC_WIDTH 1 /* SLIMCLK_SRC */
- #define ARIZONA_FRAMER_REF_GEAR_MASK 0x000F /* FRAMER_REF_GEAR - [3:0] */
- #define ARIZONA_FRAMER_REF_GEAR_SHIFT 0 /* FRAMER_REF_GEAR - [3:0] */
- #define ARIZONA_FRAMER_REF_GEAR_WIDTH 4 /* FRAMER_REF_GEAR - [3:0] */
- /*
- * R1509 (0x5E5) - SLIMbus Rates 1
- */
- #define ARIZONA_SLIMRX2_RATE_MASK 0x7800 /* SLIMRX2_RATE - [14:11] */
- #define ARIZONA_SLIMRX2_RATE_SHIFT 11 /* SLIMRX2_RATE - [14:11] */
- #define ARIZONA_SLIMRX2_RATE_WIDTH 4 /* SLIMRX2_RATE - [14:11] */
- #define ARIZONA_SLIMRX1_RATE_MASK 0x0078 /* SLIMRX1_RATE - [6:3] */
- #define ARIZONA_SLIMRX1_RATE_SHIFT 3 /* SLIMRX1_RATE - [6:3] */
- #define ARIZONA_SLIMRX1_RATE_WIDTH 4 /* SLIMRX1_RATE - [6:3] */
- /*
- * R1510 (0x5E6) - SLIMbus Rates 2
- */
- #define ARIZONA_SLIMRX4_RATE_MASK 0x7800 /* SLIMRX4_RATE - [14:11] */
- #define ARIZONA_SLIMRX4_RATE_SHIFT 11 /* SLIMRX4_RATE - [14:11] */
- #define ARIZONA_SLIMRX4_RATE_WIDTH 4 /* SLIMRX4_RATE - [14:11] */
- #define ARIZONA_SLIMRX3_RATE_MASK 0x0078 /* SLIMRX3_RATE - [6:3] */
- #define ARIZONA_SLIMRX3_RATE_SHIFT 3 /* SLIMRX3_RATE - [6:3] */
- #define ARIZONA_SLIMRX3_RATE_WIDTH 4 /* SLIMRX3_RATE - [6:3] */
- /*
- * R1511 (0x5E7) - SLIMbus Rates 3
- */
- #define ARIZONA_SLIMRX6_RATE_MASK 0x7800 /* SLIMRX6_RATE - [14:11] */
- #define ARIZONA_SLIMRX6_RATE_SHIFT 11 /* SLIMRX6_RATE - [14:11] */
- #define ARIZONA_SLIMRX6_RATE_WIDTH 4 /* SLIMRX6_RATE - [14:11] */
- #define ARIZONA_SLIMRX5_RATE_MASK 0x0078 /* SLIMRX5_RATE - [6:3] */
- #define ARIZONA_SLIMRX5_RATE_SHIFT 3 /* SLIMRX5_RATE - [6:3] */
- #define ARIZONA_SLIMRX5_RATE_WIDTH 4 /* SLIMRX5_RATE - [6:3] */
- /*
- * R1512 (0x5E8) - SLIMbus Rates 4
- */
- #define ARIZONA_SLIMRX8_RATE_MASK 0x7800 /* SLIMRX8_RATE - [14:11] */
- #define ARIZONA_SLIMRX8_RATE_SHIFT 11 /* SLIMRX8_RATE - [14:11] */
- #define ARIZONA_SLIMRX8_RATE_WIDTH 4 /* SLIMRX8_RATE - [14:11] */
- #define ARIZONA_SLIMRX7_RATE_MASK 0x0078 /* SLIMRX7_RATE - [6:3] */
- #define ARIZONA_SLIMRX7_RATE_SHIFT 3 /* SLIMRX7_RATE - [6:3] */
- #define ARIZONA_SLIMRX7_RATE_WIDTH 4 /* SLIMRX7_RATE - [6:3] */
- /*
- * R1513 (0x5E9) - SLIMbus Rates 5
- */
- #define ARIZONA_SLIMTX2_RATE_MASK 0x7800 /* SLIMTX2_RATE - [14:11] */
- #define ARIZONA_SLIMTX2_RATE_SHIFT 11 /* SLIMTX2_RATE - [14:11] */
- #define ARIZONA_SLIMTX2_RATE_WIDTH 4 /* SLIMTX2_RATE - [14:11] */
- #define ARIZONA_SLIMTX1_RATE_MASK 0x0078 /* SLIMTX1_RATE - [6:3] */
- #define ARIZONA_SLIMTX1_RATE_SHIFT 3 /* SLIMTX1_RATE - [6:3] */
- #define ARIZONA_SLIMTX1_RATE_WIDTH 4 /* SLIMTX1_RATE - [6:3] */
- /*
- * R1514 (0x5EA) - SLIMbus Rates 6
- */
- #define ARIZONA_SLIMTX4_RATE_MASK 0x7800 /* SLIMTX4_RATE - [14:11] */
- #define ARIZONA_SLIMTX4_RATE_SHIFT 11 /* SLIMTX4_RATE - [14:11] */
- #define ARIZONA_SLIMTX4_RATE_WIDTH 4 /* SLIMTX4_RATE - [14:11] */
- #define ARIZONA_SLIMTX3_RATE_MASK 0x0078 /* SLIMTX3_RATE - [6:3] */
- #define ARIZONA_SLIMTX3_RATE_SHIFT 3 /* SLIMTX3_RATE - [6:3] */
- #define ARIZONA_SLIMTX3_RATE_WIDTH 4 /* SLIMTX3_RATE - [6:3] */
- /*
- * R1515 (0x5EB) - SLIMbus Rates 7
- */
- #define ARIZONA_SLIMTX6_RATE_MASK 0x7800 /* SLIMTX6_RATE - [14:11] */
- #define ARIZONA_SLIMTX6_RATE_SHIFT 11 /* SLIMTX6_RATE - [14:11] */
- #define ARIZONA_SLIMTX6_RATE_WIDTH 4 /* SLIMTX6_RATE - [14:11] */
- #define ARIZONA_SLIMTX5_RATE_MASK 0x0078 /* SLIMTX5_RATE - [6:3] */
- #define ARIZONA_SLIMTX5_RATE_SHIFT 3 /* SLIMTX5_RATE - [6:3] */
- #define ARIZONA_SLIMTX5_RATE_WIDTH 4 /* SLIMTX5_RATE - [6:3] */
- /*
- * R1516 (0x5EC) - SLIMbus Rates 8
- */
- #define ARIZONA_SLIMTX8_RATE_MASK 0x7800 /* SLIMTX8_RATE - [14:11] */
- #define ARIZONA_SLIMTX8_RATE_SHIFT 11 /* SLIMTX8_RATE - [14:11] */
- #define ARIZONA_SLIMTX8_RATE_WIDTH 4 /* SLIMTX8_RATE - [14:11] */
- #define ARIZONA_SLIMTX7_RATE_MASK 0x0078 /* SLIMTX7_RATE - [6:3] */
- #define ARIZONA_SLIMTX7_RATE_SHIFT 3 /* SLIMTX7_RATE - [6:3] */
- #define ARIZONA_SLIMTX7_RATE_WIDTH 4 /* SLIMTX7_RATE - [6:3] */
- /*
- * R1525 (0x5F5) - SLIMbus RX Channel Enable
- */
- #define ARIZONA_SLIMRX8_ENA 0x0080 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX8_ENA_MASK 0x0080 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX8_ENA_SHIFT 7 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX8_ENA_WIDTH 1 /* SLIMRX8_ENA */
- #define ARIZONA_SLIMRX7_ENA 0x0040 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX7_ENA_MASK 0x0040 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX7_ENA_SHIFT 6 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX7_ENA_WIDTH 1 /* SLIMRX7_ENA */
- #define ARIZONA_SLIMRX6_ENA 0x0020 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX6_ENA_MASK 0x0020 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX6_ENA_SHIFT 5 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX6_ENA_WIDTH 1 /* SLIMRX6_ENA */
- #define ARIZONA_SLIMRX5_ENA 0x0010 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX5_ENA_MASK 0x0010 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX5_ENA_SHIFT 4 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX5_ENA_WIDTH 1 /* SLIMRX5_ENA */
- #define ARIZONA_SLIMRX4_ENA 0x0008 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX4_ENA_MASK 0x0008 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX4_ENA_SHIFT 3 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX4_ENA_WIDTH 1 /* SLIMRX4_ENA */
- #define ARIZONA_SLIMRX3_ENA 0x0004 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX3_ENA_MASK 0x0004 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX3_ENA_SHIFT 2 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX3_ENA_WIDTH 1 /* SLIMRX3_ENA */
- #define ARIZONA_SLIMRX2_ENA 0x0002 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX2_ENA_MASK 0x0002 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX2_ENA_SHIFT 1 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX2_ENA_WIDTH 1 /* SLIMRX2_ENA */
- #define ARIZONA_SLIMRX1_ENA 0x0001 /* SLIMRX1_ENA */
- #define ARIZONA_SLIMRX1_ENA_MASK 0x0001 /* SLIMRX1_ENA */
- #define ARIZONA_SLIMRX1_ENA_SHIFT 0 /* SLIMRX1_ENA */
- #define ARIZONA_SLIMRX1_ENA_WIDTH 1 /* SLIMRX1_ENA */
- /*
- * R1526 (0x5F6) - SLIMbus TX Channel Enable
- */
- #define ARIZONA_SLIMTX8_ENA 0x0080 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX8_ENA_MASK 0x0080 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX8_ENA_SHIFT 7 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX8_ENA_WIDTH 1 /* SLIMTX8_ENA */
- #define ARIZONA_SLIMTX7_ENA 0x0040 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX7_ENA_MASK 0x0040 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX7_ENA_SHIFT 6 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX7_ENA_WIDTH 1 /* SLIMTX7_ENA */
- #define ARIZONA_SLIMTX6_ENA 0x0020 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX6_ENA_MASK 0x0020 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX6_ENA_SHIFT 5 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX6_ENA_WIDTH 1 /* SLIMTX6_ENA */
- #define ARIZONA_SLIMTX5_ENA 0x0010 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX5_ENA_MASK 0x0010 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX5_ENA_SHIFT 4 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX5_ENA_WIDTH 1 /* SLIMTX5_ENA */
- #define ARIZONA_SLIMTX4_ENA 0x0008 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX4_ENA_MASK 0x0008 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX4_ENA_SHIFT 3 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX4_ENA_WIDTH 1 /* SLIMTX4_ENA */
- #define ARIZONA_SLIMTX3_ENA 0x0004 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX3_ENA_MASK 0x0004 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX3_ENA_SHIFT 2 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX3_ENA_WIDTH 1 /* SLIMTX3_ENA */
- #define ARIZONA_SLIMTX2_ENA 0x0002 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX2_ENA_MASK 0x0002 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX2_ENA_SHIFT 1 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX2_ENA_WIDTH 1 /* SLIMTX2_ENA */
- #define ARIZONA_SLIMTX1_ENA 0x0001 /* SLIMTX1_ENA */
- #define ARIZONA_SLIMTX1_ENA_MASK 0x0001 /* SLIMTX1_ENA */
- #define ARIZONA_SLIMTX1_ENA_SHIFT 0 /* SLIMTX1_ENA */
- #define ARIZONA_SLIMTX1_ENA_WIDTH 1 /* SLIMTX1_ENA */
- /*
- * R1527 (0x5F7) - SLIMbus RX Port Status
- */
- #define ARIZONA_SLIMRX8_PORT_STS 0x0080 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX8_PORT_STS_MASK 0x0080 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX8_PORT_STS_SHIFT 7 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX8_PORT_STS_WIDTH 1 /* SLIMRX8_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS 0x0040 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS_MASK 0x0040 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS_SHIFT 6 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX7_PORT_STS_WIDTH 1 /* SLIMRX7_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS 0x0020 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS_MASK 0x0020 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS_SHIFT 5 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX6_PORT_STS_WIDTH 1 /* SLIMRX6_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS 0x0010 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS_MASK 0x0010 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS_SHIFT 4 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX5_PORT_STS_WIDTH 1 /* SLIMRX5_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS 0x0008 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS_MASK 0x0008 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS_SHIFT 3 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX4_PORT_STS_WIDTH 1 /* SLIMRX4_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS 0x0004 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS_MASK 0x0004 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS_SHIFT 2 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX3_PORT_STS_WIDTH 1 /* SLIMRX3_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS 0x0002 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS_MASK 0x0002 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS_SHIFT 1 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX2_PORT_STS_WIDTH 1 /* SLIMRX2_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS 0x0001 /* SLIMRX1_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS_MASK 0x0001 /* SLIMRX1_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS_SHIFT 0 /* SLIMRX1_PORT_STS */
- #define ARIZONA_SLIMRX1_PORT_STS_WIDTH 1 /* SLIMRX1_PORT_STS */
- /*
- * R1528 (0x5F8) - SLIMbus TX Port Status
- */
- #define ARIZONA_SLIMTX8_PORT_STS 0x0080 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX8_PORT_STS_MASK 0x0080 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX8_PORT_STS_SHIFT 7 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX8_PORT_STS_WIDTH 1 /* SLIMTX8_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS 0x0040 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS_MASK 0x0040 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS_SHIFT 6 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX7_PORT_STS_WIDTH 1 /* SLIMTX7_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS 0x0020 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS_MASK 0x0020 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS_SHIFT 5 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX6_PORT_STS_WIDTH 1 /* SLIMTX6_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS 0x0010 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS_MASK 0x0010 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS_SHIFT 4 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX5_PORT_STS_WIDTH 1 /* SLIMTX5_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS 0x0008 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS_MASK 0x0008 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS_SHIFT 3 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX4_PORT_STS_WIDTH 1 /* SLIMTX4_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS 0x0004 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS_MASK 0x0004 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS_SHIFT 2 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX3_PORT_STS_WIDTH 1 /* SLIMTX3_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS 0x0002 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS_MASK 0x0002 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS_SHIFT 1 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX2_PORT_STS_WIDTH 1 /* SLIMTX2_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS 0x0001 /* SLIMTX1_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS_MASK 0x0001 /* SLIMTX1_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS_SHIFT 0 /* SLIMTX1_PORT_STS */
- #define ARIZONA_SLIMTX1_PORT_STS_WIDTH 1 /* SLIMTX1_PORT_STS */
- /*
- * R3087 (0xC0F) - IRQ CTRL 1
- */
- #define ARIZONA_IRQ_POL 0x0400 /* IRQ_POL */
- #define ARIZONA_IRQ_POL_MASK 0x0400 /* IRQ_POL */
- #define ARIZONA_IRQ_POL_SHIFT 10 /* IRQ_POL */
- #define ARIZONA_IRQ_POL_WIDTH 1 /* IRQ_POL */
- #define ARIZONA_IRQ_OP_CFG 0x0200 /* IRQ_OP_CFG */
- #define ARIZONA_IRQ_OP_CFG_MASK 0x0200 /* IRQ_OP_CFG */
- #define ARIZONA_IRQ_OP_CFG_SHIFT 9 /* IRQ_OP_CFG */
- #define ARIZONA_IRQ_OP_CFG_WIDTH 1 /* IRQ_OP_CFG */
- /*
- * R3088 (0xC10) - GPIO Debounce Config
- */
- #define ARIZONA_GP_DBTIME_MASK 0xF000 /* GP_DBTIME - [15:12] */
- #define ARIZONA_GP_DBTIME_SHIFT 12 /* GP_DBTIME - [15:12] */
- #define ARIZONA_GP_DBTIME_WIDTH 4 /* GP_DBTIME - [15:12] */
- /*
- * R3104 (0xC20) - Misc Pad Ctrl 1
- */
- #define ARIZONA_LDO1ENA_PD 0x8000 /* LDO1ENA_PD */
- #define ARIZONA_LDO1ENA_PD_MASK 0x8000 /* LDO1ENA_PD */
- #define ARIZONA_LDO1ENA_PD_SHIFT 15 /* LDO1ENA_PD */
- #define ARIZONA_LDO1ENA_PD_WIDTH 1 /* LDO1ENA_PD */
- #define ARIZONA_MCLK2_PD 0x2000 /* MCLK2_PD */
- #define ARIZONA_MCLK2_PD_MASK 0x2000 /* MCLK2_PD */
- #define ARIZONA_MCLK2_PD_SHIFT 13 /* MCLK2_PD */
- #define ARIZONA_MCLK2_PD_WIDTH 1 /* MCLK2_PD */
- #define ARIZONA_RSTB_PU 0x0002 /* RSTB_PU */
- #define ARIZONA_RSTB_PU_MASK 0x0002 /* RSTB_PU */
- #define ARIZONA_RSTB_PU_SHIFT 1 /* RSTB_PU */
- #define ARIZONA_RSTB_PU_WIDTH 1 /* RSTB_PU */
- /*
- * R3105 (0xC21) - Misc Pad Ctrl 2
- */
- #define ARIZONA_MCLK1_PD 0x1000 /* MCLK1_PD */
- #define ARIZONA_MCLK1_PD_MASK 0x1000 /* MCLK1_PD */
- #define ARIZONA_MCLK1_PD_SHIFT 12 /* MCLK1_PD */
- #define ARIZONA_MCLK1_PD_WIDTH 1 /* MCLK1_PD */
- #define ARIZONA_MICD_PD 0x0100 /* MICD_PD */
- #define ARIZONA_MICD_PD_MASK 0x0100 /* MICD_PD */
- #define ARIZONA_MICD_PD_SHIFT 8 /* MICD_PD */
- #define ARIZONA_MICD_PD_WIDTH 1 /* MICD_PD */
- #define ARIZONA_ADDR_PD 0x0001 /* ADDR_PD */
- #define ARIZONA_ADDR_PD_MASK 0x0001 /* ADDR_PD */
- #define ARIZONA_ADDR_PD_SHIFT 0 /* ADDR_PD */
- #define ARIZONA_ADDR_PD_WIDTH 1 /* ADDR_PD */
- /*
- * R3106 (0xC22) - Misc Pad Ctrl 3
- */
- #define ARIZONA_DMICDAT4_PD 0x0008 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT4_PD_MASK 0x0008 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT4_PD_SHIFT 3 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT4_PD_WIDTH 1 /* DMICDAT4_PD */
- #define ARIZONA_DMICDAT3_PD 0x0004 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT3_PD_MASK 0x0004 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT3_PD_SHIFT 2 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT3_PD_WIDTH 1 /* DMICDAT3_PD */
- #define ARIZONA_DMICDAT2_PD 0x0002 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT2_PD_MASK 0x0002 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT2_PD_SHIFT 1 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT2_PD_WIDTH 1 /* DMICDAT2_PD */
- #define ARIZONA_DMICDAT1_PD 0x0001 /* DMICDAT1_PD */
- #define ARIZONA_DMICDAT1_PD_MASK 0x0001 /* DMICDAT1_PD */
- #define ARIZONA_DMICDAT1_PD_SHIFT 0 /* DMICDAT1_PD */
- #define ARIZONA_DMICDAT1_PD_WIDTH 1 /* DMICDAT1_PD */
- /*
- * R3107 (0xC23) - Misc Pad Ctrl 4
- */
- #define ARIZONA_AIF1RXLRCLK_PU 0x0020 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PU_MASK 0x0020 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PU_SHIFT 5 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PU_WIDTH 1 /* AIF1RXLRCLK_PU */
- #define ARIZONA_AIF1RXLRCLK_PD 0x0010 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1RXLRCLK_PD_MASK 0x0010 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1RXLRCLK_PD_SHIFT 4 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1RXLRCLK_PD_WIDTH 1 /* AIF1RXLRCLK_PD */
- #define ARIZONA_AIF1BCLK_PU 0x0008 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PU_MASK 0x0008 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PU_SHIFT 3 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PU_WIDTH 1 /* AIF1BCLK_PU */
- #define ARIZONA_AIF1BCLK_PD 0x0004 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1BCLK_PD_MASK 0x0004 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1BCLK_PD_SHIFT 2 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1BCLK_PD_WIDTH 1 /* AIF1BCLK_PD */
- #define ARIZONA_AIF1RXDAT_PU 0x0002 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PU_MASK 0x0002 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PU_SHIFT 1 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PU_WIDTH 1 /* AIF1RXDAT_PU */
- #define ARIZONA_AIF1RXDAT_PD 0x0001 /* AIF1RXDAT_PD */
- #define ARIZONA_AIF1RXDAT_PD_MASK 0x0001 /* AIF1RXDAT_PD */
- #define ARIZONA_AIF1RXDAT_PD_SHIFT 0 /* AIF1RXDAT_PD */
- #define ARIZONA_AIF1RXDAT_PD_WIDTH 1 /* AIF1RXDAT_PD */
- /*
- * R3108 (0xC24) - Misc Pad Ctrl 5
- */
- #define ARIZONA_AIF2RXLRCLK_PU 0x0020 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PU_MASK 0x0020 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PU_SHIFT 5 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PU_WIDTH 1 /* AIF2RXLRCLK_PU */
- #define ARIZONA_AIF2RXLRCLK_PD 0x0010 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2RXLRCLK_PD_MASK 0x0010 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2RXLRCLK_PD_SHIFT 4 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2RXLRCLK_PD_WIDTH 1 /* AIF2RXLRCLK_PD */
- #define ARIZONA_AIF2BCLK_PU 0x0008 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PU_MASK 0x0008 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PU_SHIFT 3 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PU_WIDTH 1 /* AIF2BCLK_PU */
- #define ARIZONA_AIF2BCLK_PD 0x0004 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2BCLK_PD_MASK 0x0004 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2BCLK_PD_SHIFT 2 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2BCLK_PD_WIDTH 1 /* AIF2BCLK_PD */
- #define ARIZONA_AIF2RXDAT_PU 0x0002 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PU_MASK 0x0002 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PU_SHIFT 1 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PU_WIDTH 1 /* AIF2RXDAT_PU */
- #define ARIZONA_AIF2RXDAT_PD 0x0001 /* AIF2RXDAT_PD */
- #define ARIZONA_AIF2RXDAT_PD_MASK 0x0001 /* AIF2RXDAT_PD */
- #define ARIZONA_AIF2RXDAT_PD_SHIFT 0 /* AIF2RXDAT_PD */
- #define ARIZONA_AIF2RXDAT_PD_WIDTH 1 /* AIF2RXDAT_PD */
- /*
- * R3109 (0xC25) - Misc Pad Ctrl 6
- */
- #define ARIZONA_AIF3RXLRCLK_PU 0x0020 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PU_MASK 0x0020 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PU_SHIFT 5 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PU_WIDTH 1 /* AIF3RXLRCLK_PU */
- #define ARIZONA_AIF3RXLRCLK_PD 0x0010 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3RXLRCLK_PD_MASK 0x0010 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3RXLRCLK_PD_SHIFT 4 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3RXLRCLK_PD_WIDTH 1 /* AIF3RXLRCLK_PD */
- #define ARIZONA_AIF3BCLK_PU 0x0008 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PU_MASK 0x0008 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PU_SHIFT 3 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PU_WIDTH 1 /* AIF3BCLK_PU */
- #define ARIZONA_AIF3BCLK_PD 0x0004 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3BCLK_PD_MASK 0x0004 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3BCLK_PD_SHIFT 2 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3BCLK_PD_WIDTH 1 /* AIF3BCLK_PD */
- #define ARIZONA_AIF3RXDAT_PU 0x0002 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PU_MASK 0x0002 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PU_SHIFT 1 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PU_WIDTH 1 /* AIF3RXDAT_PU */
- #define ARIZONA_AIF3RXDAT_PD 0x0001 /* AIF3RXDAT_PD */
- #define ARIZONA_AIF3RXDAT_PD_MASK 0x0001 /* AIF3RXDAT_PD */
- #define ARIZONA_AIF3RXDAT_PD_SHIFT 0 /* AIF3RXDAT_PD */
- #define ARIZONA_AIF3RXDAT_PD_WIDTH 1 /* AIF3RXDAT_PD */
- /*
- * R3328 (0xD00) - Interrupt Status 1
- */
- #define ARIZONA_GP4_EINT1 0x0008 /* GP4_EINT1 */
- #define ARIZONA_GP4_EINT1_MASK 0x0008 /* GP4_EINT1 */
- #define ARIZONA_GP4_EINT1_SHIFT 3 /* GP4_EINT1 */
- #define ARIZONA_GP4_EINT1_WIDTH 1 /* GP4_EINT1 */
- #define ARIZONA_GP3_EINT1 0x0004 /* GP3_EINT1 */
- #define ARIZONA_GP3_EINT1_MASK 0x0004 /* GP3_EINT1 */
- #define ARIZONA_GP3_EINT1_SHIFT 2 /* GP3_EINT1 */
- #define ARIZONA_GP3_EINT1_WIDTH 1 /* GP3_EINT1 */
- #define ARIZONA_GP2_EINT1 0x0002 /* GP2_EINT1 */
- #define ARIZONA_GP2_EINT1_MASK 0x0002 /* GP2_EINT1 */
- #define ARIZONA_GP2_EINT1_SHIFT 1 /* GP2_EINT1 */
- #define ARIZONA_GP2_EINT1_WIDTH 1 /* GP2_EINT1 */
- #define ARIZONA_GP1_EINT1 0x0001 /* GP1_EINT1 */
- #define ARIZONA_GP1_EINT1_MASK 0x0001 /* GP1_EINT1 */
- #define ARIZONA_GP1_EINT1_SHIFT 0 /* GP1_EINT1 */
- #define ARIZONA_GP1_EINT1_WIDTH 1 /* GP1_EINT1 */
- /*
- * R3329 (0xD01) - Interrupt Status 2
- */
- #define ARIZONA_DSP1_RAM_RDY_EINT1 0x0100 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP1_RAM_RDY_EINT1_MASK 0x0100 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP1_RAM_RDY_EINT1_SHIFT 8 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP1_RAM_RDY_EINT1_WIDTH 1 /* DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1 0x0002 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1_MASK 0x0002 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1_SHIFT 1 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ2_EINT1_WIDTH 1 /* DSP_IRQ2_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1 0x0001 /* DSP_IRQ1_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1_MASK 0x0001 /* DSP_IRQ1_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1_SHIFT 0 /* DSP_IRQ1_EINT1 */
- #define ARIZONA_DSP_IRQ1_EINT1_WIDTH 1 /* DSP_IRQ1_EINT1 */
- /*
- * R3330 (0xD02) - Interrupt Status 3
- */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1 0x8000 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1 0x4000 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1_MASK 0x4000 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1_SHIFT 14 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_SPK_SHUTDOWN_EINT1_WIDTH 1 /* SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_HPDET_EINT1 0x2000 /* HPDET_EINT1 */
- #define ARIZONA_HPDET_EINT1_MASK 0x2000 /* HPDET_EINT1 */
- #define ARIZONA_HPDET_EINT1_SHIFT 13 /* HPDET_EINT1 */
- #define ARIZONA_HPDET_EINT1_WIDTH 1 /* HPDET_EINT1 */
- #define ARIZONA_MICDET_EINT1 0x1000 /* MICDET_EINT1 */
- #define ARIZONA_MICDET_EINT1_MASK 0x1000 /* MICDET_EINT1 */
- #define ARIZONA_MICDET_EINT1_SHIFT 12 /* MICDET_EINT1 */
- #define ARIZONA_MICDET_EINT1_WIDTH 1 /* MICDET_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1 0x0800 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1_MASK 0x0800 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1_SHIFT 11 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_WSEQ_DONE_EINT1_WIDTH 1 /* WSEQ_DONE_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1 0x0400 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1_MASK 0x0400 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1_SHIFT 10 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC2_SIG_DET_EINT1_WIDTH 1 /* DRC2_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1 0x0200 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1_MASK 0x0200 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1_SHIFT 9 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_DRC1_SIG_DET_EINT1_WIDTH 1 /* DRC1_SIG_DET_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1 0x0100 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1_MASK 0x0100 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1_SHIFT 8 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC2_LOCK_EINT1_WIDTH 1 /* ASRC2_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1 0x0080 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1_MASK 0x0080 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1_SHIFT 7 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_ASRC1_LOCK_EINT1_WIDTH 1 /* ASRC1_LOCK_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1 0x0040 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1_MASK 0x0040 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1_SHIFT 6 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_UNDERCLOCKED_EINT1_WIDTH 1 /* UNDERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1 0x0020 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1_MASK 0x0020 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1_SHIFT 5 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_OVERCLOCKED_EINT1_WIDTH 1 /* OVERCLOCKED_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1 0x0008 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1_MASK 0x0008 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1_SHIFT 3 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL2_LOCK_EINT1_WIDTH 1 /* FLL2_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1 0x0004 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1_MASK 0x0004 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1_SHIFT 2 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_FLL1_LOCK_EINT1_WIDTH 1 /* FLL1_LOCK_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1 0x0002 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1_MASK 0x0002 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1_SHIFT 1 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_EINT1_WIDTH 1 /* CLKGEN_ERR_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1 0x0001 /* CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT1 */
- /*
- * R3331 (0xD03) - Interrupt Status 4
- */
- #define ARIZONA_ASRC_CFG_ERR_EINT1 0x8000 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_ASRC_CFG_ERR_EINT1_MASK 0x8000 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_ASRC_CFG_ERR_EINT1_SHIFT 15 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_ASRC_CFG_ERR_EINT1_WIDTH 1 /* ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1 0x4000 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1_MASK 0x4000 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1_SHIFT 14 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF3_ERR_EINT1_WIDTH 1 /* AIF3_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1 0x2000 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1_MASK 0x2000 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1_SHIFT 13 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF2_ERR_EINT1_WIDTH 1 /* AIF2_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1 0x1000 /* AIF1_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1_MASK 0x1000 /* AIF1_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1_SHIFT 12 /* AIF1_ERR_EINT1 */
- #define ARIZONA_AIF1_ERR_EINT1_WIDTH 1 /* AIF1_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1 0x0800 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1_MASK 0x0800 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1_SHIFT 11 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_CTRLIF_ERR_EINT1_WIDTH 1 /* CTRLIF_ERR_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1 0x0400 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_SHIFT 10 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_WIDTH 1 /* MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1 0x0200 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_SHIFT 9 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_WIDTH 1 /* ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1 0x0100 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1_MASK 0x0100 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1_SHIFT 8 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT1_WIDTH 1 /* SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1 0x0080 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1_MASK 0x0080 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1_SHIFT 7 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT1_WIDTH 1 /* ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1 0x0040 /* ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1_MASK 0x0040 /* ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1_SHIFT 6 /* ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT1_WIDTH 1 /* ISRC2_CFG_ERR_EINT1 */
- /*
- * R3332 (0xD04) - Interrupt Status 5
- */
- #define ARIZONA_BOOT_DONE_EINT1 0x0100 /* BOOT_DONE_EINT1 */
- #define ARIZONA_BOOT_DONE_EINT1_MASK 0x0100 /* BOOT_DONE_EINT1 */
- #define ARIZONA_BOOT_DONE_EINT1_SHIFT 8 /* BOOT_DONE_EINT1 */
- #define ARIZONA_BOOT_DONE_EINT1_WIDTH 1 /* BOOT_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1 0x0080 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1_MASK 0x0080 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1_SHIFT 7 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_DAC_DONE_EINT1_WIDTH 1 /* DCS_DAC_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1 0x0040 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1_MASK 0x0040 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1_SHIFT 6 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_DCS_HP_DONE_EINT1_WIDTH 1 /* DCS_HP_DONE_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1 0x0002 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1_MASK 0x0002 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1_SHIFT 1 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT1_WIDTH 1 /* FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1 0x0001 /* FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1_MASK 0x0001 /* FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1_SHIFT 0 /* FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT1_WIDTH 1 /* FLL1_CLOCK_OK_EINT1 */
- /*
- * R3336 (0xD08) - Interrupt Status 1 Mask
- */
- #define ARIZONA_IM_GP4_EINT1 0x0008 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP4_EINT1_MASK 0x0008 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP4_EINT1_SHIFT 3 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP4_EINT1_WIDTH 1 /* IM_GP4_EINT1 */
- #define ARIZONA_IM_GP3_EINT1 0x0004 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP3_EINT1_MASK 0x0004 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP3_EINT1_SHIFT 2 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP3_EINT1_WIDTH 1 /* IM_GP3_EINT1 */
- #define ARIZONA_IM_GP2_EINT1 0x0002 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP2_EINT1_MASK 0x0002 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP2_EINT1_SHIFT 1 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP2_EINT1_WIDTH 1 /* IM_GP2_EINT1 */
- #define ARIZONA_IM_GP1_EINT1 0x0001 /* IM_GP1_EINT1 */
- #define ARIZONA_IM_GP1_EINT1_MASK 0x0001 /* IM_GP1_EINT1 */
- #define ARIZONA_IM_GP1_EINT1_SHIFT 0 /* IM_GP1_EINT1 */
- #define ARIZONA_IM_GP1_EINT1_WIDTH 1 /* IM_GP1_EINT1 */
- /*
- * R3337 (0xD09) - Interrupt Status 2 Mask
- */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1 0x0100 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_MASK 0x0100 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_SHIFT 8 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT1_WIDTH 1 /* IM_DSP1_RAM_RDY_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1 0x0002 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1_MASK 0x0002 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1_SHIFT 1 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ2_EINT1_WIDTH 1 /* IM_DSP_IRQ2_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1 0x0001 /* IM_DSP_IRQ1_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1_MASK 0x0001 /* IM_DSP_IRQ1_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1_SHIFT 0 /* IM_DSP_IRQ1_EINT1 */
- #define ARIZONA_IM_DSP_IRQ1_EINT1_WIDTH 1 /* IM_DSP_IRQ1_EINT1 */
- /*
- * R3338 (0xD0A) - Interrupt Status 3 Mask
- */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1 0x4000 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT1_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1 0x2000 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1_MASK 0x2000 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1_SHIFT 13 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_HPDET_EINT1_WIDTH 1 /* IM_HPDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1 0x1000 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1_MASK 0x1000 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1_SHIFT 12 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_MICDET_EINT1_WIDTH 1 /* IM_MICDET_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1 0x0800 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1_MASK 0x0800 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1_SHIFT 11 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_WSEQ_DONE_EINT1_WIDTH 1 /* IM_WSEQ_DONE_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1 0x0400 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1_MASK 0x0400 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1_SHIFT 10 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT1_WIDTH 1 /* IM_DRC2_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1 0x0200 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1_MASK 0x0200 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1_SHIFT 9 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT1_WIDTH 1 /* IM_DRC1_SIG_DET_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1 0x0100 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1_MASK 0x0100 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1_SHIFT 8 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT1_WIDTH 1 /* IM_ASRC2_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1 0x0080 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1_MASK 0x0080 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1_SHIFT 7 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT1_WIDTH 1 /* IM_ASRC1_LOCK_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1 0x0040 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1_MASK 0x0040 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1_SHIFT 6 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT1_WIDTH 1 /* IM_UNDERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1 0x0020 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1_MASK 0x0020 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1_SHIFT 5 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_OVERCLOCKED_EINT1_WIDTH 1 /* IM_OVERCLOCKED_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1 0x0008 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1_MASK 0x0008 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1_SHIFT 3 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL2_LOCK_EINT1_WIDTH 1 /* IM_FLL2_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1 0x0004 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1_MASK 0x0004 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1_SHIFT 2 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_FLL1_LOCK_EINT1_WIDTH 1 /* IM_FLL1_LOCK_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1 0x0002 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1_MASK 0x0002 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1_SHIFT 1 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT1_WIDTH 1 /* IM_CLKGEN_ERR_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT1 */
- /*
- * R3339 (0xD0B) - Interrupt Status 4 Mask
- */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1 0x8000 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_MASK 0x8000 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_SHIFT 15 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT1_WIDTH 1 /* IM_ASRC_CFG_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1 0x4000 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1_MASK 0x4000 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1_SHIFT 14 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF3_ERR_EINT1_WIDTH 1 /* IM_AIF3_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1 0x2000 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1_MASK 0x2000 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1_SHIFT 13 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF2_ERR_EINT1_WIDTH 1 /* IM_AIF2_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1 0x1000 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1_MASK 0x1000 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1_SHIFT 12 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_AIF1_ERR_EINT1_WIDTH 1 /* IM_AIF1_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1 0x0800 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1_MASK 0x0800 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1_SHIFT 11 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT1_WIDTH 1 /* IM_CTRLIF_ERR_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_MASK 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_SHIFT 10 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_WIDTH 1 /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_MASK 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_SHIFT 9 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_WIDTH 1 /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1 0x0100 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_MASK 0x0100 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_SHIFT 8 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_WIDTH 1 /* IM_SYSCLK_ENA_LOW_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1 0x0080 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_MASK 0x0080 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_SHIFT 7 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_WIDTH 1 /* IM_ISRC1_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1 0x0040 /* IM_ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_MASK 0x0040 /* IM_ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_SHIFT 6 /* IM_ISRC2_CFG_ERR_EINT1 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_WIDTH 1 /* IM_ISRC2_CFG_ERR_EINT1 */
- /*
- * R3340 (0xD0C) - Interrupt Status 5 Mask
- */
- #define ARIZONA_IM_BOOT_DONE_EINT1 0x0100 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_BOOT_DONE_EINT1_MASK 0x0100 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_BOOT_DONE_EINT1_SHIFT 8 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_BOOT_DONE_EINT1_WIDTH 1 /* IM_BOOT_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1 0x0080 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1_MASK 0x0080 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1_SHIFT 7 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT1_WIDTH 1 /* IM_DCS_DAC_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1 0x0040 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1_MASK 0x0040 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1_SHIFT 6 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT1_WIDTH 1 /* IM_DCS_HP_DONE_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1 0x0002 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_MASK 0x0002 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_SHIFT 1 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_WIDTH 1 /* IM_FLL2_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1 0x0001 /* IM_FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_MASK 0x0001 /* IM_FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_SHIFT 0 /* IM_FLL1_CLOCK_OK_EINT1 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_WIDTH 1 /* IM_FLL1_CLOCK_OK_EINT1 */
- /*
- * R3343 (0xD0F) - Interrupt Control
- */
- #define ARIZONA_IM_IRQ1 0x0001 /* IM_IRQ1 */
- #define ARIZONA_IM_IRQ1_MASK 0x0001 /* IM_IRQ1 */
- #define ARIZONA_IM_IRQ1_SHIFT 0 /* IM_IRQ1 */
- #define ARIZONA_IM_IRQ1_WIDTH 1 /* IM_IRQ1 */
- /*
- * R3344 (0xD10) - IRQ2 Status 1
- */
- #define ARIZONA_GP4_EINT2 0x0008 /* GP4_EINT2 */
- #define ARIZONA_GP4_EINT2_MASK 0x0008 /* GP4_EINT2 */
- #define ARIZONA_GP4_EINT2_SHIFT 3 /* GP4_EINT2 */
- #define ARIZONA_GP4_EINT2_WIDTH 1 /* GP4_EINT2 */
- #define ARIZONA_GP3_EINT2 0x0004 /* GP3_EINT2 */
- #define ARIZONA_GP3_EINT2_MASK 0x0004 /* GP3_EINT2 */
- #define ARIZONA_GP3_EINT2_SHIFT 2 /* GP3_EINT2 */
- #define ARIZONA_GP3_EINT2_WIDTH 1 /* GP3_EINT2 */
- #define ARIZONA_GP2_EINT2 0x0002 /* GP2_EINT2 */
- #define ARIZONA_GP2_EINT2_MASK 0x0002 /* GP2_EINT2 */
- #define ARIZONA_GP2_EINT2_SHIFT 1 /* GP2_EINT2 */
- #define ARIZONA_GP2_EINT2_WIDTH 1 /* GP2_EINT2 */
- #define ARIZONA_GP1_EINT2 0x0001 /* GP1_EINT2 */
- #define ARIZONA_GP1_EINT2_MASK 0x0001 /* GP1_EINT2 */
- #define ARIZONA_GP1_EINT2_SHIFT 0 /* GP1_EINT2 */
- #define ARIZONA_GP1_EINT2_WIDTH 1 /* GP1_EINT2 */
- /*
- * R3345 (0xD11) - IRQ2 Status 2
- */
- #define ARIZONA_DSP1_RAM_RDY_EINT2 0x0100 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP1_RAM_RDY_EINT2_MASK 0x0100 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP1_RAM_RDY_EINT2_SHIFT 8 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP1_RAM_RDY_EINT2_WIDTH 1 /* DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2 0x0002 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2_MASK 0x0002 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2_SHIFT 1 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ2_EINT2_WIDTH 1 /* DSP_IRQ2_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2 0x0001 /* DSP_IRQ1_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2_MASK 0x0001 /* DSP_IRQ1_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2_SHIFT 0 /* DSP_IRQ1_EINT2 */
- #define ARIZONA_DSP_IRQ1_EINT2_WIDTH 1 /* DSP_IRQ1_EINT2 */
- /*
- * R3346 (0xD12) - IRQ2 Status 3
- */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2 0x8000 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2 0x4000 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2_MASK 0x4000 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2_SHIFT 14 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_SPK_SHUTDOWN_EINT2_WIDTH 1 /* SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_HPDET_EINT2 0x2000 /* HPDET_EINT2 */
- #define ARIZONA_HPDET_EINT2_MASK 0x2000 /* HPDET_EINT2 */
- #define ARIZONA_HPDET_EINT2_SHIFT 13 /* HPDET_EINT2 */
- #define ARIZONA_HPDET_EINT2_WIDTH 1 /* HPDET_EINT2 */
- #define ARIZONA_MICDET_EINT2 0x1000 /* MICDET_EINT2 */
- #define ARIZONA_MICDET_EINT2_MASK 0x1000 /* MICDET_EINT2 */
- #define ARIZONA_MICDET_EINT2_SHIFT 12 /* MICDET_EINT2 */
- #define ARIZONA_MICDET_EINT2_WIDTH 1 /* MICDET_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2 0x0800 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2_MASK 0x0800 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2_SHIFT 11 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_WSEQ_DONE_EINT2_WIDTH 1 /* WSEQ_DONE_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2 0x0400 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2_MASK 0x0400 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2_SHIFT 10 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC2_SIG_DET_EINT2_WIDTH 1 /* DRC2_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2 0x0200 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2_MASK 0x0200 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2_SHIFT 9 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_DRC1_SIG_DET_EINT2_WIDTH 1 /* DRC1_SIG_DET_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2 0x0100 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2_MASK 0x0100 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2_SHIFT 8 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC2_LOCK_EINT2_WIDTH 1 /* ASRC2_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2 0x0080 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2_MASK 0x0080 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2_SHIFT 7 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_ASRC1_LOCK_EINT2_WIDTH 1 /* ASRC1_LOCK_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2 0x0040 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2_MASK 0x0040 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2_SHIFT 6 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_UNDERCLOCKED_EINT2_WIDTH 1 /* UNDERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2 0x0020 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2_MASK 0x0020 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2_SHIFT 5 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_OVERCLOCKED_EINT2_WIDTH 1 /* OVERCLOCKED_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2 0x0008 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2_MASK 0x0008 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2_SHIFT 3 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL2_LOCK_EINT2_WIDTH 1 /* FLL2_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2 0x0004 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2_MASK 0x0004 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2_SHIFT 2 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_FLL1_LOCK_EINT2_WIDTH 1 /* FLL1_LOCK_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2 0x0002 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2_MASK 0x0002 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2_SHIFT 1 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_EINT2_WIDTH 1 /* CLKGEN_ERR_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2 0x0001 /* CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT2 */
- /*
- * R3347 (0xD13) - IRQ2 Status 4
- */
- #define ARIZONA_ASRC_CFG_ERR_EINT2 0x8000 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_ASRC_CFG_ERR_EINT2_MASK 0x8000 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_ASRC_CFG_ERR_EINT2_SHIFT 15 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_ASRC_CFG_ERR_EINT2_WIDTH 1 /* ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2 0x4000 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2_MASK 0x4000 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2_SHIFT 14 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF3_ERR_EINT2_WIDTH 1 /* AIF3_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2 0x2000 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2_MASK 0x2000 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2_SHIFT 13 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF2_ERR_EINT2_WIDTH 1 /* AIF2_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2 0x1000 /* AIF1_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2_MASK 0x1000 /* AIF1_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2_SHIFT 12 /* AIF1_ERR_EINT2 */
- #define ARIZONA_AIF1_ERR_EINT2_WIDTH 1 /* AIF1_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2 0x0800 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2_MASK 0x0800 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2_SHIFT 11 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_CTRLIF_ERR_EINT2_WIDTH 1 /* CTRLIF_ERR_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2 0x0400 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_SHIFT 10 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_WIDTH 1 /* MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2 0x0200 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_SHIFT 9 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_WIDTH 1 /* ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2 0x0100 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2_MASK 0x0100 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2_SHIFT 8 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_SYSCLK_ENA_LOW_EINT2_WIDTH 1 /* SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2 0x0080 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2_MASK 0x0080 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2_SHIFT 7 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC1_CFG_ERR_EINT2_WIDTH 1 /* ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2 0x0040 /* ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2_MASK 0x0040 /* ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2_SHIFT 6 /* ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_ISRC2_CFG_ERR_EINT2_WIDTH 1 /* ISRC2_CFG_ERR_EINT2 */
- /*
- * R3348 (0xD14) - IRQ2 Status 5
- */
- #define ARIZONA_BOOT_DONE_EINT2 0x0100 /* BOOT_DONE_EINT2 */
- #define ARIZONA_BOOT_DONE_EINT2_MASK 0x0100 /* BOOT_DONE_EINT2 */
- #define ARIZONA_BOOT_DONE_EINT2_SHIFT 8 /* BOOT_DONE_EINT2 */
- #define ARIZONA_BOOT_DONE_EINT2_WIDTH 1 /* BOOT_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2 0x0080 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2_MASK 0x0080 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2_SHIFT 7 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_DAC_DONE_EINT2_WIDTH 1 /* DCS_DAC_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2 0x0040 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2_MASK 0x0040 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2_SHIFT 6 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_DCS_HP_DONE_EINT2_WIDTH 1 /* DCS_HP_DONE_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2 0x0002 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2_MASK 0x0002 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2_SHIFT 1 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL2_CLOCK_OK_EINT2_WIDTH 1 /* FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2 0x0001 /* FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2_MASK 0x0001 /* FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2_SHIFT 0 /* FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_FLL1_CLOCK_OK_EINT2_WIDTH 1 /* FLL1_CLOCK_OK_EINT2 */
- /*
- * R3352 (0xD18) - IRQ2 Status 1 Mask
- */
- #define ARIZONA_IM_GP4_EINT2 0x0008 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP4_EINT2_MASK 0x0008 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP4_EINT2_SHIFT 3 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP4_EINT2_WIDTH 1 /* IM_GP4_EINT2 */
- #define ARIZONA_IM_GP3_EINT2 0x0004 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP3_EINT2_MASK 0x0004 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP3_EINT2_SHIFT 2 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP3_EINT2_WIDTH 1 /* IM_GP3_EINT2 */
- #define ARIZONA_IM_GP2_EINT2 0x0002 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP2_EINT2_MASK 0x0002 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP2_EINT2_SHIFT 1 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP2_EINT2_WIDTH 1 /* IM_GP2_EINT2 */
- #define ARIZONA_IM_GP1_EINT2 0x0001 /* IM_GP1_EINT2 */
- #define ARIZONA_IM_GP1_EINT2_MASK 0x0001 /* IM_GP1_EINT2 */
- #define ARIZONA_IM_GP1_EINT2_SHIFT 0 /* IM_GP1_EINT2 */
- #define ARIZONA_IM_GP1_EINT2_WIDTH 1 /* IM_GP1_EINT2 */
- /*
- * R3353 (0xD19) - IRQ2 Status 2 Mask
- */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2 0x0100 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_MASK 0x0100 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_SHIFT 8 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP1_RAM_RDY_EINT2_WIDTH 1 /* IM_DSP1_RAM_RDY_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2 0x0002 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2_MASK 0x0002 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2_SHIFT 1 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ2_EINT2_WIDTH 1 /* IM_DSP_IRQ2_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2 0x0001 /* IM_DSP_IRQ1_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2_MASK 0x0001 /* IM_DSP_IRQ1_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2_SHIFT 0 /* IM_DSP_IRQ1_EINT2 */
- #define ARIZONA_IM_DSP_IRQ1_EINT2_WIDTH 1 /* IM_DSP_IRQ1_EINT2 */
- /*
- * R3354 (0xD1A) - IRQ2 Status 3 Mask
- */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2 0x4000 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_SPK_SHUTDOWN_EINT2_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2 0x2000 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2_MASK 0x2000 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2_SHIFT 13 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_HPDET_EINT2_WIDTH 1 /* IM_HPDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2 0x1000 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2_MASK 0x1000 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2_SHIFT 12 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_MICDET_EINT2_WIDTH 1 /* IM_MICDET_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2 0x0800 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2_MASK 0x0800 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2_SHIFT 11 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_WSEQ_DONE_EINT2_WIDTH 1 /* IM_WSEQ_DONE_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2 0x0400 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2_MASK 0x0400 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2_SHIFT 10 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC2_SIG_DET_EINT2_WIDTH 1 /* IM_DRC2_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2 0x0200 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2_MASK 0x0200 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2_SHIFT 9 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_DRC1_SIG_DET_EINT2_WIDTH 1 /* IM_DRC1_SIG_DET_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2 0x0100 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2_MASK 0x0100 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2_SHIFT 8 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC2_LOCK_EINT2_WIDTH 1 /* IM_ASRC2_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2 0x0080 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2_MASK 0x0080 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2_SHIFT 7 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_ASRC1_LOCK_EINT2_WIDTH 1 /* IM_ASRC1_LOCK_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2 0x0040 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2_MASK 0x0040 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2_SHIFT 6 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_UNDERCLOCKED_EINT2_WIDTH 1 /* IM_UNDERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2 0x0020 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2_MASK 0x0020 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2_SHIFT 5 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_OVERCLOCKED_EINT2_WIDTH 1 /* IM_OVERCLOCKED_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2 0x0008 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2_MASK 0x0008 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2_SHIFT 3 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL2_LOCK_EINT2_WIDTH 1 /* IM_FLL2_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2 0x0004 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2_MASK 0x0004 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2_SHIFT 2 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_FLL1_LOCK_EINT2_WIDTH 1 /* IM_FLL1_LOCK_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2 0x0002 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2_MASK 0x0002 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2_SHIFT 1 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_EINT2_WIDTH 1 /* IM_CLKGEN_ERR_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- #define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT2 */
- /*
- * R3355 (0xD1B) - IRQ2 Status 4 Mask
- */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2 0x8000 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_MASK 0x8000 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_SHIFT 15 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ASRC_CFG_ERR_EINT2_WIDTH 1 /* IM_ASRC_CFG_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2 0x4000 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2_MASK 0x4000 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2_SHIFT 14 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF3_ERR_EINT2_WIDTH 1 /* IM_AIF3_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2 0x2000 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2_MASK 0x2000 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2_SHIFT 13 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF2_ERR_EINT2_WIDTH 1 /* IM_AIF2_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2 0x1000 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2_MASK 0x1000 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2_SHIFT 12 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_AIF1_ERR_EINT2_WIDTH 1 /* IM_AIF1_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2 0x0800 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2_MASK 0x0800 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2_SHIFT 11 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_CTRLIF_ERR_EINT2_WIDTH 1 /* IM_CTRLIF_ERR_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_MASK 0x0400 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_SHIFT 10 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_WIDTH 1 /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_MASK 0x0200 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_SHIFT 9 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_WIDTH 1 /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2 0x0100 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_MASK 0x0100 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_SHIFT 8 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_WIDTH 1 /* IM_SYSCLK_ENA_LOW_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2 0x0080 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_MASK 0x0080 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_SHIFT 7 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_WIDTH 1 /* IM_ISRC1_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2 0x0040 /* IM_ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_MASK 0x0040 /* IM_ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_SHIFT 6 /* IM_ISRC2_CFG_ERR_EINT2 */
- #define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_WIDTH 1 /* IM_ISRC2_CFG_ERR_EINT2 */
- /*
- * R3356 (0xD1C) - IRQ2 Status 5 Mask
- */
- #define ARIZONA_IM_BOOT_DONE_EINT2 0x0100 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_BOOT_DONE_EINT2_MASK 0x0100 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_BOOT_DONE_EINT2_SHIFT 8 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_BOOT_DONE_EINT2_WIDTH 1 /* IM_BOOT_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2 0x0080 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2_MASK 0x0080 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2_SHIFT 7 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_DAC_DONE_EINT2_WIDTH 1 /* IM_DCS_DAC_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2 0x0040 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2_MASK 0x0040 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2_SHIFT 6 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_DCS_HP_DONE_EINT2_WIDTH 1 /* IM_DCS_HP_DONE_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2 0x0002 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_MASK 0x0002 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_SHIFT 1 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_WIDTH 1 /* IM_FLL2_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2 0x0001 /* IM_FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_MASK 0x0001 /* IM_FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_SHIFT 0 /* IM_FLL1_CLOCK_OK_EINT2 */
- #define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_WIDTH 1 /* IM_FLL1_CLOCK_OK_EINT2 */
- /*
- * R3359 (0xD1F) - IRQ2 Control
- */
- #define ARIZONA_IM_IRQ2 0x0001 /* IM_IRQ2 */
- #define ARIZONA_IM_IRQ2_MASK 0x0001 /* IM_IRQ2 */
- #define ARIZONA_IM_IRQ2_SHIFT 0 /* IM_IRQ2 */
- #define ARIZONA_IM_IRQ2_WIDTH 1 /* IM_IRQ2 */
- /*
- * R3360 (0xD20) - Interrupt Raw Status 2
- */
- #define ARIZONA_DSP1_RAM_RDY_STS 0x0100 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP1_RAM_RDY_STS_MASK 0x0100 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP1_RAM_RDY_STS_SHIFT 8 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP1_RAM_RDY_STS_WIDTH 1 /* DSP1_RAM_RDY_STS */
- #define ARIZONA_DSP_IRQ2_STS 0x0002 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ2_STS_MASK 0x0002 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ2_STS_SHIFT 1 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ2_STS_WIDTH 1 /* DSP_IRQ2_STS */
- #define ARIZONA_DSP_IRQ1_STS 0x0001 /* DSP_IRQ1_STS */
- #define ARIZONA_DSP_IRQ1_STS_MASK 0x0001 /* DSP_IRQ1_STS */
- #define ARIZONA_DSP_IRQ1_STS_SHIFT 0 /* DSP_IRQ1_STS */
- #define ARIZONA_DSP_IRQ1_STS_WIDTH 1 /* DSP_IRQ1_STS */
- /*
- * R3361 (0xD21) - Interrupt Raw Status 3
- */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS 0x8000 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS_MASK 0x8000 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS_SHIFT 15 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_WARN_STS_WIDTH 1 /* SPK_SHUTDOWN_WARN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS 0x4000 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS_MASK 0x4000 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS_SHIFT 14 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_SPK_SHUTDOWN_STS_WIDTH 1 /* SPK_SHUTDOWN_STS */
- #define ARIZONA_HPDET_STS 0x2000 /* HPDET_STS */
- #define ARIZONA_HPDET_STS_MASK 0x2000 /* HPDET_STS */
- #define ARIZONA_HPDET_STS_SHIFT 13 /* HPDET_STS */
- #define ARIZONA_HPDET_STS_WIDTH 1 /* HPDET_STS */
- #define ARIZONA_MICDET_STS 0x1000 /* MICDET_STS */
- #define ARIZONA_MICDET_STS_MASK 0x1000 /* MICDET_STS */
- #define ARIZONA_MICDET_STS_SHIFT 12 /* MICDET_STS */
- #define ARIZONA_MICDET_STS_WIDTH 1 /* MICDET_STS */
- #define ARIZONA_WSEQ_DONE_STS 0x0800 /* WSEQ_DONE_STS */
- #define ARIZONA_WSEQ_DONE_STS_MASK 0x0800 /* WSEQ_DONE_STS */
- #define ARIZONA_WSEQ_DONE_STS_SHIFT 11 /* WSEQ_DONE_STS */
- #define ARIZONA_WSEQ_DONE_STS_WIDTH 1 /* WSEQ_DONE_STS */
- #define ARIZONA_DRC2_SIG_DET_STS 0x0400 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC2_SIG_DET_STS_MASK 0x0400 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC2_SIG_DET_STS_SHIFT 10 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC2_SIG_DET_STS_WIDTH 1 /* DRC2_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS 0x0200 /* DRC1_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS_MASK 0x0200 /* DRC1_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS_SHIFT 9 /* DRC1_SIG_DET_STS */
- #define ARIZONA_DRC1_SIG_DET_STS_WIDTH 1 /* DRC1_SIG_DET_STS */
- #define ARIZONA_ASRC2_LOCK_STS 0x0100 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC2_LOCK_STS_MASK 0x0100 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC2_LOCK_STS_SHIFT 8 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC2_LOCK_STS_WIDTH 1 /* ASRC2_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS 0x0080 /* ASRC1_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS_MASK 0x0080 /* ASRC1_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS_SHIFT 7 /* ASRC1_LOCK_STS */
- #define ARIZONA_ASRC1_LOCK_STS_WIDTH 1 /* ASRC1_LOCK_STS */
- #define ARIZONA_UNDERCLOCKED_STS 0x0040 /* UNDERCLOCKED_STS */
- #define ARIZONA_UNDERCLOCKED_STS_MASK 0x0040 /* UNDERCLOCKED_STS */
- #define ARIZONA_UNDERCLOCKED_STS_SHIFT 6 /* UNDERCLOCKED_STS */
- #define ARIZONA_UNDERCLOCKED_STS_WIDTH 1 /* UNDERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS 0x0020 /* OVERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS_MASK 0x0020 /* OVERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS_SHIFT 5 /* OVERCLOCKED_STS */
- #define ARIZONA_OVERCLOCKED_STS_WIDTH 1 /* OVERCLOCKED_STS */
- #define ARIZONA_FLL2_LOCK_STS 0x0008 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL2_LOCK_STS_MASK 0x0008 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL2_LOCK_STS_SHIFT 3 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL2_LOCK_STS_WIDTH 1 /* FLL2_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS 0x0004 /* FLL1_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS_MASK 0x0004 /* FLL1_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS_SHIFT 2 /* FLL1_LOCK_STS */
- #define ARIZONA_FLL1_LOCK_STS_WIDTH 1 /* FLL1_LOCK_STS */
- #define ARIZONA_CLKGEN_ERR_STS 0x0002 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_STS_MASK 0x0002 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_STS_SHIFT 1 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_STS_WIDTH 1 /* CLKGEN_ERR_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS 0x0001 /* CLKGEN_ERR_ASYNC_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS_MASK 0x0001 /* CLKGEN_ERR_ASYNC_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS_SHIFT 0 /* CLKGEN_ERR_ASYNC_STS */
- #define ARIZONA_CLKGEN_ERR_ASYNC_STS_WIDTH 1 /* CLKGEN_ERR_ASYNC_STS */
- /*
- * R3362 (0xD22) - Interrupt Raw Status 4
- */
- #define ARIZONA_ASRC_CFG_ERR_STS 0x8000 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_ASRC_CFG_ERR_STS_MASK 0x8000 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_ASRC_CFG_ERR_STS_SHIFT 15 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_ASRC_CFG_ERR_STS_WIDTH 1 /* ASRC_CFG_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS 0x4000 /* AIF3_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS_MASK 0x4000 /* AIF3_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS_SHIFT 14 /* AIF3_ERR_STS */
- #define ARIZONA_AIF3_ERR_STS_WIDTH 1 /* AIF3_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS 0x2000 /* AIF2_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS_MASK 0x2000 /* AIF2_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS_SHIFT 13 /* AIF2_ERR_STS */
- #define ARIZONA_AIF2_ERR_STS_WIDTH 1 /* AIF2_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS 0x1000 /* AIF1_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS_MASK 0x1000 /* AIF1_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS_SHIFT 12 /* AIF1_ERR_STS */
- #define ARIZONA_AIF1_ERR_STS_WIDTH 1 /* AIF1_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS 0x0800 /* CTRLIF_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS_MASK 0x0800 /* CTRLIF_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS_SHIFT 11 /* CTRLIF_ERR_STS */
- #define ARIZONA_CTRLIF_ERR_STS_WIDTH 1 /* CTRLIF_ERR_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS 0x0400 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_MASK 0x0400 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_SHIFT 10 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_MIXER_DROPPED_SAMPLE_STS_WIDTH 1 /* MIXER_DROPPED_SAMPLE_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS 0x0200 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_MASK 0x0200 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_SHIFT 9 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_ASYNC_CLK_ENA_LOW_STS_WIDTH 1 /* ASYNC_CLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS 0x0100 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS_MASK 0x0100 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS_SHIFT 8 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_SYSCLK_ENA_LOW_STS_WIDTH 1 /* SYSCLK_ENA_LOW_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS 0x0080 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS_MASK 0x0080 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS_SHIFT 7 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC1_CFG_ERR_STS_WIDTH 1 /* ISRC1_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS 0x0040 /* ISRC2_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS_MASK 0x0040 /* ISRC2_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS_SHIFT 6 /* ISRC2_CFG_ERR_STS */
- #define ARIZONA_ISRC2_CFG_ERR_STS_WIDTH 1 /* ISRC2_CFG_ERR_STS */
- /*
- * R3363 (0xD23) - Interrupt Raw Status 5
- */
- #define ARIZONA_BOOT_DONE_STS 0x0100 /* BOOT_DONE_STS */
- #define ARIZONA_BOOT_DONE_STS_MASK 0x0100 /* BOOT_DONE_STS */
- #define ARIZONA_BOOT_DONE_STS_SHIFT 8 /* BOOT_DONE_STS */
- #define ARIZONA_BOOT_DONE_STS_WIDTH 1 /* BOOT_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS 0x0080 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS_MASK 0x0080 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS_SHIFT 7 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_DAC_DONE_STS_WIDTH 1 /* DCS_DAC_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS 0x0040 /* DCS_HP_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS_MASK 0x0040 /* DCS_HP_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS_SHIFT 6 /* DCS_HP_DONE_STS */
- #define ARIZONA_DCS_HP_DONE_STS_WIDTH 1 /* DCS_HP_DONE_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS 0x0002 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS_MASK 0x0002 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS_SHIFT 1 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL2_CLOCK_OK_STS_WIDTH 1 /* FLL2_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS 0x0001 /* FLL1_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS_MASK 0x0001 /* FLL1_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS_SHIFT 0 /* FLL1_CLOCK_OK_STS */
- #define ARIZONA_FLL1_CLOCK_OK_STS_WIDTH 1 /* FLL1_CLOCK_OK_STS */
- /*
- * R3364 (0xD24) - Interrupt Raw Status 6
- */
- #define ARIZONA_PWM_OVERCLOCKED_STS 0x2000 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_PWM_OVERCLOCKED_STS_MASK 0x2000 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_PWM_OVERCLOCKED_STS_SHIFT 13 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_PWM_OVERCLOCKED_STS_WIDTH 1 /* PWM_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS 0x1000 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS_MASK 0x1000 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS_SHIFT 12 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_FX_CORE_OVERCLOCKED_STS_WIDTH 1 /* FX_CORE_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS 0x0400 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_MASK 0x0400 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_SHIFT 10 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_SYS_OVERCLOCKED_STS_WIDTH 1 /* DAC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS 0x0200 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_MASK 0x0200 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_SHIFT 9 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_DAC_WARP_OVERCLOCKED_STS_WIDTH 1 /* DAC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS 0x0100 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS_MASK 0x0100 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS_SHIFT 8 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_ADC_OVERCLOCKED_STS_WIDTH 1 /* ADC_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS 0x0080 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS_MASK 0x0080 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS_SHIFT 7 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_MIXER_OVERCLOCKED_STS_WIDTH 1 /* MIXER_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS 0x0040 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_MASK 0x0040 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_SHIFT 6 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF3_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS 0x0020 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_MASK 0x0020 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_SHIFT 5 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF2_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS 0x0010 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_MASK 0x0010 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_SHIFT 4 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF1_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS 0x0008 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_MASK 0x0008 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_SHIFT 3 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF3_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS 0x0004 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_MASK 0x0004 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_SHIFT 2 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF2_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS 0x0002 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_MASK 0x0002 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_SHIFT 1 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_WIDTH 1 /* AIF1_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS 0x0001 /* PAD_CTRL_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_MASK 0x0001 /* PAD_CTRL_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_SHIFT 0 /* PAD_CTRL_OVERCLOCKED_STS */
- #define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_WIDTH 1 /* PAD_CTRL_OVERCLOCKED_STS */
- /*
- * R3365 (0xD25) - Interrupt Raw Status 7
- */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS 0x8000 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_MASK 0x8000 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_SHIFT 15 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS 0x4000 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_MASK 0x4000 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_SHIFT 14 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS 0x2000 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_MASK 0x2000 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_SHIFT 13 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_WIDTH 1 /* SLIMBUS_SYNC_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS 0x1000 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_MASK 0x1000 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_SHIFT 12 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_WIDTH 1 /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS 0x0800 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_MASK 0x0800 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_SHIFT 11 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_WIDTH 1 /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS 0x0400 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_MASK 0x0400 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_SHIFT 10 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_WIDTH 1 /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS 0x0200 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_MASK 0x0200 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_SHIFT 9 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_WIDTH 1 /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS 0x0008 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_MASK 0x0008 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_SHIFT 3 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ADSP2_1_OVERCLOCKED_STS_WIDTH 1 /* ADSP2_1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS 0x0002 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS_MASK 0x0002 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS_SHIFT 1 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC2_OVERCLOCKED_STS_WIDTH 1 /* ISRC2_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS 0x0001 /* ISRC1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS_MASK 0x0001 /* ISRC1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS_SHIFT 0 /* ISRC1_OVERCLOCKED_STS */
- #define ARIZONA_ISRC1_OVERCLOCKED_STS_WIDTH 1 /* ISRC1_OVERCLOCKED_STS */
- /*
- * R3366 (0xD26) - Interrupt Raw Status 8
- */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS 0x0400 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS_MASK 0x0400 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS_SHIFT 10 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF3_UNDERCLOCKED_STS_WIDTH 1 /* AIF3_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS 0x0200 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS_MASK 0x0200 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS_SHIFT 9 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF2_UNDERCLOCKED_STS_WIDTH 1 /* AIF2_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS 0x0100 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS_MASK 0x0100 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS_SHIFT 8 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_AIF1_UNDERCLOCKED_STS_WIDTH 1 /* AIF1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS 0x0040 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS_MASK 0x0040 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS_SHIFT 6 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC2_UNDERCLOCKED_STS_WIDTH 1 /* ISRC2_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS 0x0020 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS_MASK 0x0020 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS_SHIFT 5 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_ISRC1_UNDERCLOCKED_STS_WIDTH 1 /* ISRC1_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS 0x0010 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS_MASK 0x0010 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS_SHIFT 4 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_FX_UNDERCLOCKED_STS_WIDTH 1 /* FX_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS 0x0008 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS_MASK 0x0008 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS_SHIFT 3 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_ASRC_UNDERCLOCKED_STS_WIDTH 1 /* ASRC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS 0x0004 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS_MASK 0x0004 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS_SHIFT 2 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_DAC_UNDERCLOCKED_STS_WIDTH 1 /* DAC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS 0x0002 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS_MASK 0x0002 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS_SHIFT 1 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_ADC_UNDERCLOCKED_STS_WIDTH 1 /* ADC_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS 0x0001 /* MIXER_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS_MASK 0x0001 /* MIXER_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS_SHIFT 0 /* MIXER_UNDERCLOCKED_STS */
- #define ARIZONA_MIXER_UNDERCLOCKED_STS_WIDTH 1 /* MIXER_UNDERCLOCKED_STS */
- /*
- * R3392 (0xD40) - IRQ Pin Status
- */
- #define ARIZONA_IRQ2_STS 0x0002 /* IRQ2_STS */
- #define ARIZONA_IRQ2_STS_MASK 0x0002 /* IRQ2_STS */
- #define ARIZONA_IRQ2_STS_SHIFT 1 /* IRQ2_STS */
- #define ARIZONA_IRQ2_STS_WIDTH 1 /* IRQ2_STS */
- #define ARIZONA_IRQ1_STS 0x0001 /* IRQ1_STS */
- #define ARIZONA_IRQ1_STS_MASK 0x0001 /* IRQ1_STS */
- #define ARIZONA_IRQ1_STS_SHIFT 0 /* IRQ1_STS */
- #define ARIZONA_IRQ1_STS_WIDTH 1 /* IRQ1_STS */
- /*
- * R3393 (0xD41) - ADSP2 IRQ0
- */
- #define ARIZONA_DSP_IRQ2 0x0002 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ2_MASK 0x0002 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ2_SHIFT 1 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ2_WIDTH 1 /* DSP_IRQ2 */
- #define ARIZONA_DSP_IRQ1 0x0001 /* DSP_IRQ1 */
- #define ARIZONA_DSP_IRQ1_MASK 0x0001 /* DSP_IRQ1 */
- #define ARIZONA_DSP_IRQ1_SHIFT 0 /* DSP_IRQ1 */
- #define ARIZONA_DSP_IRQ1_WIDTH 1 /* DSP_IRQ1 */
- /*
- * R3408 (0xD50) - AOD wkup and trig
- */
- #define ARIZONA_GP5_FALL_TRIG_STS 0x0020 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_FALL_TRIG_STS_MASK 0x0020 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_FALL_TRIG_STS_SHIFT 5 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_FALL_TRIG_STS_WIDTH 1 /* GP5_FALL_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS 0x0010 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS_MASK 0x0010 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS_SHIFT 4 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_GP5_RISE_TRIG_STS_WIDTH 1 /* GP5_RISE_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS 0x0008 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS_MASK 0x0008 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS_SHIFT 3 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_FALL_TRIG_STS_WIDTH 1 /* JD1_FALL_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS 0x0004 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS_MASK 0x0004 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS_SHIFT 2 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD1_RISE_TRIG_STS_WIDTH 1 /* JD1_RISE_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS 0x0002 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS_MASK 0x0002 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS_SHIFT 1 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_FALL_TRIG_STS_WIDTH 1 /* JD2_FALL_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS 0x0001 /* JD2_RISE_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS_MASK 0x0001 /* JD2_RISE_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS_SHIFT 0 /* JD2_RISE_TRIG_STS */
- #define ARIZONA_JD2_RISE_TRIG_STS_WIDTH 1 /* JD2_RISE_TRIG_STS */
- /*
- * R3409 (0xD51) - AOD IRQ1
- */
- #define ARIZONA_GP5_FALL_EINT1 0x0020 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_FALL_EINT1_MASK 0x0020 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_FALL_EINT1_SHIFT 5 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_FALL_EINT1_WIDTH 1 /* GP5_FALL_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1 0x0010 /* GP5_RISE_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1_MASK 0x0010 /* GP5_RISE_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1_SHIFT 4 /* GP5_RISE_EINT1 */
- #define ARIZONA_GP5_RISE_EINT1_WIDTH 1 /* GP5_RISE_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1 0x0008 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1_MASK 0x0008 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1_SHIFT 3 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_FALL_EINT1_WIDTH 1 /* JD1_FALL_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1 0x0004 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1_MASK 0x0004 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1_SHIFT 2 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD1_RISE_EINT1_WIDTH 1 /* JD1_RISE_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1 0x0002 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1_MASK 0x0002 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1_SHIFT 1 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_FALL_EINT1_WIDTH 1 /* JD2_FALL_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1 0x0001 /* JD2_RISE_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1_MASK 0x0001 /* JD2_RISE_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1_SHIFT 0 /* JD2_RISE_EINT1 */
- #define ARIZONA_JD2_RISE_EINT1_WIDTH 1 /* JD2_RISE_EINT1 */
- /*
- * R3410 (0xD52) - AOD IRQ2
- */
- #define ARIZONA_GP5_FALL_EINT2 0x0020 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_FALL_EINT2_MASK 0x0020 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_FALL_EINT2_SHIFT 5 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_FALL_EINT2_WIDTH 1 /* GP5_FALL_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2 0x0010 /* GP5_RISE_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2_MASK 0x0010 /* GP5_RISE_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2_SHIFT 4 /* GP5_RISE_EINT2 */
- #define ARIZONA_GP5_RISE_EINT2_WIDTH 1 /* GP5_RISE_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2 0x0008 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2_MASK 0x0008 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2_SHIFT 3 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_FALL_EINT2_WIDTH 1 /* JD1_FALL_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2 0x0004 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2_MASK 0x0004 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2_SHIFT 2 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD1_RISE_EINT2_WIDTH 1 /* JD1_RISE_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2 0x0002 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2_MASK 0x0002 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2_SHIFT 1 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_FALL_EINT2_WIDTH 1 /* JD2_FALL_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2 0x0001 /* JD2_RISE_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2_MASK 0x0001 /* JD2_RISE_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2_SHIFT 0 /* JD2_RISE_EINT2 */
- #define ARIZONA_JD2_RISE_EINT2_WIDTH 1 /* JD2_RISE_EINT2 */
- /*
- * R3411 (0xD53) - AOD IRQ Mask IRQ1
- */
- #define ARIZONA_IM_GP5_FALL_EINT1 0x0020 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_FALL_EINT1_MASK 0x0020 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_FALL_EINT1_SHIFT 5 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_FALL_EINT1_WIDTH 1 /* IM_GP5_FALL_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1 0x0010 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1_MASK 0x0010 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1_SHIFT 4 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_GP5_RISE_EINT1_WIDTH 1 /* IM_GP5_RISE_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1 0x0008 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1_MASK 0x0008 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1_SHIFT 3 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_FALL_EINT1_WIDTH 1 /* IM_JD1_FALL_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1 0x0004 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1_MASK 0x0004 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1_SHIFT 2 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD1_RISE_EINT1_WIDTH 1 /* IM_JD1_RISE_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1 0x0002 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1_MASK 0x0002 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1_SHIFT 1 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_FALL_EINT1_WIDTH 1 /* IM_JD2_FALL_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1 0x0001 /* IM_JD2_RISE_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1_MASK 0x0001 /* IM_JD2_RISE_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1_SHIFT 0 /* IM_JD2_RISE_EINT1 */
- #define ARIZONA_IM_JD2_RISE_EINT1_WIDTH 1 /* IM_JD2_RISE_EINT1 */
- /*
- * R3412 (0xD54) - AOD IRQ Mask IRQ2
- */
- #define ARIZONA_IM_GP5_FALL_EINT2 0x0020 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_FALL_EINT2_MASK 0x0020 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_FALL_EINT2_SHIFT 5 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_FALL_EINT2_WIDTH 1 /* IM_GP5_FALL_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2 0x0010 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2_MASK 0x0010 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2_SHIFT 4 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_GP5_RISE_EINT2_WIDTH 1 /* IM_GP5_RISE_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2 0x0008 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2_MASK 0x0008 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2_SHIFT 3 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_FALL_EINT2_WIDTH 1 /* IM_JD1_FALL_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2 0x0004 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2_MASK 0x0004 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2_SHIFT 2 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD1_RISE_EINT2_WIDTH 1 /* IM_JD1_RISE_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2 0x0002 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2_MASK 0x0002 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2_SHIFT 1 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_FALL_EINT2_WIDTH 1 /* IM_JD2_FALL_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2 0x0001 /* IM_JD2_RISE_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2_MASK 0x0001 /* IM_JD2_RISE_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2_SHIFT 0 /* IM_JD2_RISE_EINT2 */
- #define ARIZONA_IM_JD2_RISE_EINT2_WIDTH 1 /* IM_JD2_RISE_EINT2 */
- /*
- * R3413 (0xD55) - AOD IRQ Raw Status
- */
- #define ARIZONA_GP5_STS 0x0004 /* GP5_STS */
- #define ARIZONA_GP5_STS_MASK 0x0004 /* GP5_STS */
- #define ARIZONA_GP5_STS_SHIFT 2 /* GP5_STS */
- #define ARIZONA_GP5_STS_WIDTH 1 /* GP5_STS */
- #define ARIZONA_JD2_STS 0x0002 /* JD2_STS */
- #define ARIZONA_JD2_STS_MASK 0x0002 /* JD2_STS */
- #define ARIZONA_JD2_STS_SHIFT 1 /* JD2_STS */
- #define ARIZONA_JD2_STS_WIDTH 1 /* JD2_STS */
- #define ARIZONA_JD1_STS 0x0001 /* JD1_STS */
- #define ARIZONA_JD1_STS_MASK 0x0001 /* JD1_STS */
- #define ARIZONA_JD1_STS_SHIFT 0 /* JD1_STS */
- #define ARIZONA_JD1_STS_WIDTH 1 /* JD1_STS */
- /*
- * R3414 (0xD56) - Jack detect debounce
- */
- #define ARIZONA_JD2_DB 0x0002 /* JD2_DB */
- #define ARIZONA_JD2_DB_MASK 0x0002 /* JD2_DB */
- #define ARIZONA_JD2_DB_SHIFT 1 /* JD2_DB */
- #define ARIZONA_JD2_DB_WIDTH 1 /* JD2_DB */
- #define ARIZONA_JD1_DB 0x0001 /* JD1_DB */
- #define ARIZONA_JD1_DB_MASK 0x0001 /* JD1_DB */
- #define ARIZONA_JD1_DB_SHIFT 0 /* JD1_DB */
- #define ARIZONA_JD1_DB_WIDTH 1 /* JD1_DB */
- /*
- * R3584 (0xE00) - FX_Ctrl1
- */
- #define ARIZONA_FX_RATE_MASK 0x7800 /* FX_RATE - [14:11] */
- #define ARIZONA_FX_RATE_SHIFT 11 /* FX_RATE - [14:11] */
- #define ARIZONA_FX_RATE_WIDTH 4 /* FX_RATE - [14:11] */
- /*
- * R3585 (0xE01) - FX_Ctrl2
- */
- #define ARIZONA_FX_STS_MASK 0xFFF0 /* FX_STS - [15:4] */
- #define ARIZONA_FX_STS_SHIFT 4 /* FX_STS - [15:4] */
- #define ARIZONA_FX_STS_WIDTH 12 /* FX_STS - [15:4] */
- /*
- * R3600 (0xE10) - EQ1_1
- */
- #define ARIZONA_EQ1_B1_GAIN_MASK 0xF800 /* EQ1_B1_GAIN - [15:11] */
- #define ARIZONA_EQ1_B1_GAIN_SHIFT 11 /* EQ1_B1_GAIN - [15:11] */
- #define ARIZONA_EQ1_B1_GAIN_WIDTH 5 /* EQ1_B1_GAIN - [15:11] */
- #define ARIZONA_EQ1_B2_GAIN_MASK 0x07C0 /* EQ1_B2_GAIN - [10:6] */
- #define ARIZONA_EQ1_B2_GAIN_SHIFT 6 /* EQ1_B2_GAIN - [10:6] */
- #define ARIZONA_EQ1_B2_GAIN_WIDTH 5 /* EQ1_B2_GAIN - [10:6] */
- #define ARIZONA_EQ1_B3_GAIN_MASK 0x003E /* EQ1_B3_GAIN - [5:1] */
- #define ARIZONA_EQ1_B3_GAIN_SHIFT 1 /* EQ1_B3_GAIN - [5:1] */
- #define ARIZONA_EQ1_B3_GAIN_WIDTH 5 /* EQ1_B3_GAIN - [5:1] */
- #define ARIZONA_EQ1_ENA 0x0001 /* EQ1_ENA */
- #define ARIZONA_EQ1_ENA_MASK 0x0001 /* EQ1_ENA */
- #define ARIZONA_EQ1_ENA_SHIFT 0 /* EQ1_ENA */
- #define ARIZONA_EQ1_ENA_WIDTH 1 /* EQ1_ENA */
- /*
- * R3601 (0xE11) - EQ1_2
- */
- #define ARIZONA_EQ1_B4_GAIN_MASK 0xF800 /* EQ1_B4_GAIN - [15:11] */
- #define ARIZONA_EQ1_B4_GAIN_SHIFT 11 /* EQ1_B4_GAIN - [15:11] */
- #define ARIZONA_EQ1_B4_GAIN_WIDTH 5 /* EQ1_B4_GAIN - [15:11] */
- #define ARIZONA_EQ1_B5_GAIN_MASK 0x07C0 /* EQ1_B5_GAIN - [10:6] */
- #define ARIZONA_EQ1_B5_GAIN_SHIFT 6 /* EQ1_B5_GAIN - [10:6] */
- #define ARIZONA_EQ1_B5_GAIN_WIDTH 5 /* EQ1_B5_GAIN - [10:6] */
- #define ARIZONA_EQ1_B1_MODE 0x0001 /* EQ1_B1_MODE */
- #define ARIZONA_EQ1_B1_MODE_MASK 0x0001 /* EQ1_B1_MODE */
- #define ARIZONA_EQ1_B1_MODE_SHIFT 0 /* EQ1_B1_MODE */
- #define ARIZONA_EQ1_B1_MODE_WIDTH 1 /* EQ1_B1_MODE */
- /*
- * R3602 (0xE12) - EQ1_3
- */
- #define ARIZONA_EQ1_B1_A_MASK 0xFFFF /* EQ1_B1_A - [15:0] */
- #define ARIZONA_EQ1_B1_A_SHIFT 0 /* EQ1_B1_A - [15:0] */
- #define ARIZONA_EQ1_B1_A_WIDTH 16 /* EQ1_B1_A - [15:0] */
- /*
- * R3603 (0xE13) - EQ1_4
- */
- #define ARIZONA_EQ1_B1_B_MASK 0xFFFF /* EQ1_B1_B - [15:0] */
- #define ARIZONA_EQ1_B1_B_SHIFT 0 /* EQ1_B1_B - [15:0] */
- #define ARIZONA_EQ1_B1_B_WIDTH 16 /* EQ1_B1_B - [15:0] */
- /*
- * R3604 (0xE14) - EQ1_5
- */
- #define ARIZONA_EQ1_B1_PG_MASK 0xFFFF /* EQ1_B1_PG - [15:0] */
- #define ARIZONA_EQ1_B1_PG_SHIFT 0 /* EQ1_B1_PG - [15:0] */
- #define ARIZONA_EQ1_B1_PG_WIDTH 16 /* EQ1_B1_PG - [15:0] */
- /*
- * R3605 (0xE15) - EQ1_6
- */
- #define ARIZONA_EQ1_B2_A_MASK 0xFFFF /* EQ1_B2_A - [15:0] */
- #define ARIZONA_EQ1_B2_A_SHIFT 0 /* EQ1_B2_A - [15:0] */
- #define ARIZONA_EQ1_B2_A_WIDTH 16 /* EQ1_B2_A - [15:0] */
- /*
- * R3606 (0xE16) - EQ1_7
- */
- #define ARIZONA_EQ1_B2_B_MASK 0xFFFF /* EQ1_B2_B - [15:0] */
- #define ARIZONA_EQ1_B2_B_SHIFT 0 /* EQ1_B2_B - [15:0] */
- #define ARIZONA_EQ1_B2_B_WIDTH 16 /* EQ1_B2_B - [15:0] */
- /*
- * R3607 (0xE17) - EQ1_8
- */
- #define ARIZONA_EQ1_B2_C_MASK 0xFFFF /* EQ1_B2_C - [15:0] */
- #define ARIZONA_EQ1_B2_C_SHIFT 0 /* EQ1_B2_C - [15:0] */
- #define ARIZONA_EQ1_B2_C_WIDTH 16 /* EQ1_B2_C - [15:0] */
- /*
- * R3608 (0xE18) - EQ1_9
- */
- #define ARIZONA_EQ1_B2_PG_MASK 0xFFFF /* EQ1_B2_PG - [15:0] */
- #define ARIZONA_EQ1_B2_PG_SHIFT 0 /* EQ1_B2_PG - [15:0] */
- #define ARIZONA_EQ1_B2_PG_WIDTH 16 /* EQ1_B2_PG - [15:0] */
- /*
- * R3609 (0xE19) - EQ1_10
- */
- #define ARIZONA_EQ1_B3_A_MASK 0xFFFF /* EQ1_B3_A - [15:0] */
- #define ARIZONA_EQ1_B3_A_SHIFT 0 /* EQ1_B3_A - [15:0] */
- #define ARIZONA_EQ1_B3_A_WIDTH 16 /* EQ1_B3_A - [15:0] */
- /*
- * R3610 (0xE1A) - EQ1_11
- */
- #define ARIZONA_EQ1_B3_B_MASK 0xFFFF /* EQ1_B3_B - [15:0] */
- #define ARIZONA_EQ1_B3_B_SHIFT 0 /* EQ1_B3_B - [15:0] */
- #define ARIZONA_EQ1_B3_B_WIDTH 16 /* EQ1_B3_B - [15:0] */
- /*
- * R3611 (0xE1B) - EQ1_12
- */
- #define ARIZONA_EQ1_B3_C_MASK 0xFFFF /* EQ1_B3_C - [15:0] */
- #define ARIZONA_EQ1_B3_C_SHIFT 0 /* EQ1_B3_C - [15:0] */
- #define ARIZONA_EQ1_B3_C_WIDTH 16 /* EQ1_B3_C - [15:0] */
- /*
- * R3612 (0xE1C) - EQ1_13
- */
- #define ARIZONA_EQ1_B3_PG_MASK 0xFFFF /* EQ1_B3_PG - [15:0] */
- #define ARIZONA_EQ1_B3_PG_SHIFT 0 /* EQ1_B3_PG - [15:0] */
- #define ARIZONA_EQ1_B3_PG_WIDTH 16 /* EQ1_B3_PG - [15:0] */
- /*
- * R3613 (0xE1D) - EQ1_14
- */
- #define ARIZONA_EQ1_B4_A_MASK 0xFFFF /* EQ1_B4_A - [15:0] */
- #define ARIZONA_EQ1_B4_A_SHIFT 0 /* EQ1_B4_A - [15:0] */
- #define ARIZONA_EQ1_B4_A_WIDTH 16 /* EQ1_B4_A - [15:0] */
- /*
- * R3614 (0xE1E) - EQ1_15
- */
- #define ARIZONA_EQ1_B4_B_MASK 0xFFFF /* EQ1_B4_B - [15:0] */
- #define ARIZONA_EQ1_B4_B_SHIFT 0 /* EQ1_B4_B - [15:0] */
- #define ARIZONA_EQ1_B4_B_WIDTH 16 /* EQ1_B4_B - [15:0] */
- /*
- * R3615 (0xE1F) - EQ1_16
- */
- #define ARIZONA_EQ1_B4_C_MASK 0xFFFF /* EQ1_B4_C - [15:0] */
- #define ARIZONA_EQ1_B4_C_SHIFT 0 /* EQ1_B4_C - [15:0] */
- #define ARIZONA_EQ1_B4_C_WIDTH 16 /* EQ1_B4_C - [15:0] */
- /*
- * R3616 (0xE20) - EQ1_17
- */
- #define ARIZONA_EQ1_B4_PG_MASK 0xFFFF /* EQ1_B4_PG - [15:0] */
- #define ARIZONA_EQ1_B4_PG_SHIFT 0 /* EQ1_B4_PG - [15:0] */
- #define ARIZONA_EQ1_B4_PG_WIDTH 16 /* EQ1_B4_PG - [15:0] */
- /*
- * R3617 (0xE21) - EQ1_18
- */
- #define ARIZONA_EQ1_B5_A_MASK 0xFFFF /* EQ1_B5_A - [15:0] */
- #define ARIZONA_EQ1_B5_A_SHIFT 0 /* EQ1_B5_A - [15:0] */
- #define ARIZONA_EQ1_B5_A_WIDTH 16 /* EQ1_B5_A - [15:0] */
- /*
- * R3618 (0xE22) - EQ1_19
- */
- #define ARIZONA_EQ1_B5_B_MASK 0xFFFF /* EQ1_B5_B - [15:0] */
- #define ARIZONA_EQ1_B5_B_SHIFT 0 /* EQ1_B5_B - [15:0] */
- #define ARIZONA_EQ1_B5_B_WIDTH 16 /* EQ1_B5_B - [15:0] */
- /*
- * R3619 (0xE23) - EQ1_20
- */
- #define ARIZONA_EQ1_B5_PG_MASK 0xFFFF /* EQ1_B5_PG - [15:0] */
- #define ARIZONA_EQ1_B5_PG_SHIFT 0 /* EQ1_B5_PG - [15:0] */
- #define ARIZONA_EQ1_B5_PG_WIDTH 16 /* EQ1_B5_PG - [15:0] */
- /*
- * R3620 (0xE24) - EQ1_21
- */
- #define ARIZONA_EQ1_B1_C_MASK 0xFFFF /* EQ1_B1_C - [15:0] */
- #define ARIZONA_EQ1_B1_C_SHIFT 0 /* EQ1_B1_C - [15:0] */
- #define ARIZONA_EQ1_B1_C_WIDTH 16 /* EQ1_B1_C - [15:0] */
- /*
- * R3622 (0xE26) - EQ2_1
- */
- #define ARIZONA_EQ2_B1_GAIN_MASK 0xF800 /* EQ2_B1_GAIN - [15:11] */
- #define ARIZONA_EQ2_B1_GAIN_SHIFT 11 /* EQ2_B1_GAIN - [15:11] */
- #define ARIZONA_EQ2_B1_GAIN_WIDTH 5 /* EQ2_B1_GAIN - [15:11] */
- #define ARIZONA_EQ2_B2_GAIN_MASK 0x07C0 /* EQ2_B2_GAIN - [10:6] */
- #define ARIZONA_EQ2_B2_GAIN_SHIFT 6 /* EQ2_B2_GAIN - [10:6] */
- #define ARIZONA_EQ2_B2_GAIN_WIDTH 5 /* EQ2_B2_GAIN - [10:6] */
- #define ARIZONA_EQ2_B3_GAIN_MASK 0x003E /* EQ2_B3_GAIN - [5:1] */
- #define ARIZONA_EQ2_B3_GAIN_SHIFT 1 /* EQ2_B3_GAIN - [5:1] */
- #define ARIZONA_EQ2_B3_GAIN_WIDTH 5 /* EQ2_B3_GAIN - [5:1] */
- #define ARIZONA_EQ2_ENA 0x0001 /* EQ2_ENA */
- #define ARIZONA_EQ2_ENA_MASK 0x0001 /* EQ2_ENA */
- #define ARIZONA_EQ2_ENA_SHIFT 0 /* EQ2_ENA */
- #define ARIZONA_EQ2_ENA_WIDTH 1 /* EQ2_ENA */
- /*
- * R3623 (0xE27) - EQ2_2
- */
- #define ARIZONA_EQ2_B4_GAIN_MASK 0xF800 /* EQ2_B4_GAIN - [15:11] */
- #define ARIZONA_EQ2_B4_GAIN_SHIFT 11 /* EQ2_B4_GAIN - [15:11] */
- #define ARIZONA_EQ2_B4_GAIN_WIDTH 5 /* EQ2_B4_GAIN - [15:11] */
- #define ARIZONA_EQ2_B5_GAIN_MASK 0x07C0 /* EQ2_B5_GAIN - [10:6] */
- #define ARIZONA_EQ2_B5_GAIN_SHIFT 6 /* EQ2_B5_GAIN - [10:6] */
- #define ARIZONA_EQ2_B5_GAIN_WIDTH 5 /* EQ2_B5_GAIN - [10:6] */
- #define ARIZONA_EQ2_B1_MODE 0x0001 /* EQ2_B1_MODE */
- #define ARIZONA_EQ2_B1_MODE_MASK 0x0001 /* EQ2_B1_MODE */
- #define ARIZONA_EQ2_B1_MODE_SHIFT 0 /* EQ2_B1_MODE */
- #define ARIZONA_EQ2_B1_MODE_WIDTH 1 /* EQ2_B1_MODE */
- /*
- * R3624 (0xE28) - EQ2_3
- */
- #define ARIZONA_EQ2_B1_A_MASK 0xFFFF /* EQ2_B1_A - [15:0] */
- #define ARIZONA_EQ2_B1_A_SHIFT 0 /* EQ2_B1_A - [15:0] */
- #define ARIZONA_EQ2_B1_A_WIDTH 16 /* EQ2_B1_A - [15:0] */
- /*
- * R3625 (0xE29) - EQ2_4
- */
- #define ARIZONA_EQ2_B1_B_MASK 0xFFFF /* EQ2_B1_B - [15:0] */
- #define ARIZONA_EQ2_B1_B_SHIFT 0 /* EQ2_B1_B - [15:0] */
- #define ARIZONA_EQ2_B1_B_WIDTH 16 /* EQ2_B1_B - [15:0] */
- /*
- * R3626 (0xE2A) - EQ2_5
- */
- #define ARIZONA_EQ2_B1_PG_MASK 0xFFFF /* EQ2_B1_PG - [15:0] */
- #define ARIZONA_EQ2_B1_PG_SHIFT 0 /* EQ2_B1_PG - [15:0] */
- #define ARIZONA_EQ2_B1_PG_WIDTH 16 /* EQ2_B1_PG - [15:0] */
- /*
- * R3627 (0xE2B) - EQ2_6
- */
- #define ARIZONA_EQ2_B2_A_MASK 0xFFFF /* EQ2_B2_A - [15:0] */
- #define ARIZONA_EQ2_B2_A_SHIFT 0 /* EQ2_B2_A - [15:0] */
- #define ARIZONA_EQ2_B2_A_WIDTH 16 /* EQ2_B2_A - [15:0] */
- /*
- * R3628 (0xE2C) - EQ2_7
- */
- #define ARIZONA_EQ2_B2_B_MASK 0xFFFF /* EQ2_B2_B - [15:0] */
- #define ARIZONA_EQ2_B2_B_SHIFT 0 /* EQ2_B2_B - [15:0] */
- #define ARIZONA_EQ2_B2_B_WIDTH 16 /* EQ2_B2_B - [15:0] */
- /*
- * R3629 (0xE2D) - EQ2_8
- */
- #define ARIZONA_EQ2_B2_C_MASK 0xFFFF /* EQ2_B2_C - [15:0] */
- #define ARIZONA_EQ2_B2_C_SHIFT 0 /* EQ2_B2_C - [15:0] */
- #define ARIZONA_EQ2_B2_C_WIDTH 16 /* EQ2_B2_C - [15:0] */
- /*
- * R3630 (0xE2E) - EQ2_9
- */
- #define ARIZONA_EQ2_B2_PG_MASK 0xFFFF /* EQ2_B2_PG - [15:0] */
- #define ARIZONA_EQ2_B2_PG_SHIFT 0 /* EQ2_B2_PG - [15:0] */
- #define ARIZONA_EQ2_B2_PG_WIDTH 16 /* EQ2_B2_PG - [15:0] */
- /*
- * R3631 (0xE2F) - EQ2_10
- */
- #define ARIZONA_EQ2_B3_A_MASK 0xFFFF /* EQ2_B3_A - [15:0] */
- #define ARIZONA_EQ2_B3_A_SHIFT 0 /* EQ2_B3_A - [15:0] */
- #define ARIZONA_EQ2_B3_A_WIDTH 16 /* EQ2_B3_A - [15:0] */
- /*
- * R3632 (0xE30) - EQ2_11
- */
- #define ARIZONA_EQ2_B3_B_MASK 0xFFFF /* EQ2_B3_B - [15:0] */
- #define ARIZONA_EQ2_B3_B_SHIFT 0 /* EQ2_B3_B - [15:0] */
- #define ARIZONA_EQ2_B3_B_WIDTH 16 /* EQ2_B3_B - [15:0] */
- /*
- * R3633 (0xE31) - EQ2_12
- */
- #define ARIZONA_EQ2_B3_C_MASK 0xFFFF /* EQ2_B3_C - [15:0] */
- #define ARIZONA_EQ2_B3_C_SHIFT 0 /* EQ2_B3_C - [15:0] */
- #define ARIZONA_EQ2_B3_C_WIDTH 16 /* EQ2_B3_C - [15:0] */
- /*
- * R3634 (0xE32) - EQ2_13
- */
- #define ARIZONA_EQ2_B3_PG_MASK 0xFFFF /* EQ2_B3_PG - [15:0] */
- #define ARIZONA_EQ2_B3_PG_SHIFT 0 /* EQ2_B3_PG - [15:0] */
- #define ARIZONA_EQ2_B3_PG_WIDTH 16 /* EQ2_B3_PG - [15:0] */
- /*
- * R3635 (0xE33) - EQ2_14
- */
- #define ARIZONA_EQ2_B4_A_MASK 0xFFFF /* EQ2_B4_A - [15:0] */
- #define ARIZONA_EQ2_B4_A_SHIFT 0 /* EQ2_B4_A - [15:0] */
- #define ARIZONA_EQ2_B4_A_WIDTH 16 /* EQ2_B4_A - [15:0] */
- /*
- * R3636 (0xE34) - EQ2_15
- */
- #define ARIZONA_EQ2_B4_B_MASK 0xFFFF /* EQ2_B4_B - [15:0] */
- #define ARIZONA_EQ2_B4_B_SHIFT 0 /* EQ2_B4_B - [15:0] */
- #define ARIZONA_EQ2_B4_B_WIDTH 16 /* EQ2_B4_B - [15:0] */
- /*
- * R3637 (0xE35) - EQ2_16
- */
- #define ARIZONA_EQ2_B4_C_MASK 0xFFFF /* EQ2_B4_C - [15:0] */
- #define ARIZONA_EQ2_B4_C_SHIFT 0 /* EQ2_B4_C - [15:0] */
- #define ARIZONA_EQ2_B4_C_WIDTH 16 /* EQ2_B4_C - [15:0] */
- /*
- * R3638 (0xE36) - EQ2_17
- */
- #define ARIZONA_EQ2_B4_PG_MASK 0xFFFF /* EQ2_B4_PG - [15:0] */
- #define ARIZONA_EQ2_B4_PG_SHIFT 0 /* EQ2_B4_PG - [15:0] */
- #define ARIZONA_EQ2_B4_PG_WIDTH 16 /* EQ2_B4_PG - [15:0] */
- /*
- * R3639 (0xE37) - EQ2_18
- */
- #define ARIZONA_EQ2_B5_A_MASK 0xFFFF /* EQ2_B5_A - [15:0] */
- #define ARIZONA_EQ2_B5_A_SHIFT 0 /* EQ2_B5_A - [15:0] */
- #define ARIZONA_EQ2_B5_A_WIDTH 16 /* EQ2_B5_A - [15:0] */
- /*
- * R3640 (0xE38) - EQ2_19
- */
- #define ARIZONA_EQ2_B5_B_MASK 0xFFFF /* EQ2_B5_B - [15:0] */
- #define ARIZONA_EQ2_B5_B_SHIFT 0 /* EQ2_B5_B - [15:0] */
- #define ARIZONA_EQ2_B5_B_WIDTH 16 /* EQ2_B5_B - [15:0] */
- /*
- * R3641 (0xE39) - EQ2_20
- */
- #define ARIZONA_EQ2_B5_PG_MASK 0xFFFF /* EQ2_B5_PG - [15:0] */
- #define ARIZONA_EQ2_B5_PG_SHIFT 0 /* EQ2_B5_PG - [15:0] */
- #define ARIZONA_EQ2_B5_PG_WIDTH 16 /* EQ2_B5_PG - [15:0] */
- /*
- * R3642 (0xE3A) - EQ2_21
- */
- #define ARIZONA_EQ2_B1_C_MASK 0xFFFF /* EQ2_B1_C - [15:0] */
- #define ARIZONA_EQ2_B1_C_SHIFT 0 /* EQ2_B1_C - [15:0] */
- #define ARIZONA_EQ2_B1_C_WIDTH 16 /* EQ2_B1_C - [15:0] */
- /*
- * R3644 (0xE3C) - EQ3_1
- */
- #define ARIZONA_EQ3_B1_GAIN_MASK 0xF800 /* EQ3_B1_GAIN - [15:11] */
- #define ARIZONA_EQ3_B1_GAIN_SHIFT 11 /* EQ3_B1_GAIN - [15:11] */
- #define ARIZONA_EQ3_B1_GAIN_WIDTH 5 /* EQ3_B1_GAIN - [15:11] */
- #define ARIZONA_EQ3_B2_GAIN_MASK 0x07C0 /* EQ3_B2_GAIN - [10:6] */
- #define ARIZONA_EQ3_B2_GAIN_SHIFT 6 /* EQ3_B2_GAIN - [10:6] */
- #define ARIZONA_EQ3_B2_GAIN_WIDTH 5 /* EQ3_B2_GAIN - [10:6] */
- #define ARIZONA_EQ3_B3_GAIN_MASK 0x003E /* EQ3_B3_GAIN - [5:1] */
- #define ARIZONA_EQ3_B3_GAIN_SHIFT 1 /* EQ3_B3_GAIN - [5:1] */
- #define ARIZONA_EQ3_B3_GAIN_WIDTH 5 /* EQ3_B3_GAIN - [5:1] */
- #define ARIZONA_EQ3_ENA 0x0001 /* EQ3_ENA */
- #define ARIZONA_EQ3_ENA_MASK 0x0001 /* EQ3_ENA */
- #define ARIZONA_EQ3_ENA_SHIFT 0 /* EQ3_ENA */
- #define ARIZONA_EQ3_ENA_WIDTH 1 /* EQ3_ENA */
- /*
- * R3645 (0xE3D) - EQ3_2
- */
- #define ARIZONA_EQ3_B4_GAIN_MASK 0xF800 /* EQ3_B4_GAIN - [15:11] */
- #define ARIZONA_EQ3_B4_GAIN_SHIFT 11 /* EQ3_B4_GAIN - [15:11] */
- #define ARIZONA_EQ3_B4_GAIN_WIDTH 5 /* EQ3_B4_GAIN - [15:11] */
- #define ARIZONA_EQ3_B5_GAIN_MASK 0x07C0 /* EQ3_B5_GAIN - [10:6] */
- #define ARIZONA_EQ3_B5_GAIN_SHIFT 6 /* EQ3_B5_GAIN - [10:6] */
- #define ARIZONA_EQ3_B5_GAIN_WIDTH 5 /* EQ3_B5_GAIN - [10:6] */
- #define ARIZONA_EQ3_B1_MODE 0x0001 /* EQ3_B1_MODE */
- #define ARIZONA_EQ3_B1_MODE_MASK 0x0001 /* EQ3_B1_MODE */
- #define ARIZONA_EQ3_B1_MODE_SHIFT 0 /* EQ3_B1_MODE */
- #define ARIZONA_EQ3_B1_MODE_WIDTH 1 /* EQ3_B1_MODE */
- /*
- * R3646 (0xE3E) - EQ3_3
- */
- #define ARIZONA_EQ3_B1_A_MASK 0xFFFF /* EQ3_B1_A - [15:0] */
- #define ARIZONA_EQ3_B1_A_SHIFT 0 /* EQ3_B1_A - [15:0] */
- #define ARIZONA_EQ3_B1_A_WIDTH 16 /* EQ3_B1_A - [15:0] */
- /*
- * R3647 (0xE3F) - EQ3_4
- */
- #define ARIZONA_EQ3_B1_B_MASK 0xFFFF /* EQ3_B1_B - [15:0] */
- #define ARIZONA_EQ3_B1_B_SHIFT 0 /* EQ3_B1_B - [15:0] */
- #define ARIZONA_EQ3_B1_B_WIDTH 16 /* EQ3_B1_B - [15:0] */
- /*
- * R3648 (0xE40) - EQ3_5
- */
- #define ARIZONA_EQ3_B1_PG_MASK 0xFFFF /* EQ3_B1_PG - [15:0] */
- #define ARIZONA_EQ3_B1_PG_SHIFT 0 /* EQ3_B1_PG - [15:0] */
- #define ARIZONA_EQ3_B1_PG_WIDTH 16 /* EQ3_B1_PG - [15:0] */
- /*
- * R3649 (0xE41) - EQ3_6
- */
- #define ARIZONA_EQ3_B2_A_MASK 0xFFFF /* EQ3_B2_A - [15:0] */
- #define ARIZONA_EQ3_B2_A_SHIFT 0 /* EQ3_B2_A - [15:0] */
- #define ARIZONA_EQ3_B2_A_WIDTH 16 /* EQ3_B2_A - [15:0] */
- /*
- * R3650 (0xE42) - EQ3_7
- */
- #define ARIZONA_EQ3_B2_B_MASK 0xFFFF /* EQ3_B2_B - [15:0] */
- #define ARIZONA_EQ3_B2_B_SHIFT 0 /* EQ3_B2_B - [15:0] */
- #define ARIZONA_EQ3_B2_B_WIDTH 16 /* EQ3_B2_B - [15:0] */
- /*
- * R3651 (0xE43) - EQ3_8
- */
- #define ARIZONA_EQ3_B2_C_MASK 0xFFFF /* EQ3_B2_C - [15:0] */
- #define ARIZONA_EQ3_B2_C_SHIFT 0 /* EQ3_B2_C - [15:0] */
- #define ARIZONA_EQ3_B2_C_WIDTH 16 /* EQ3_B2_C - [15:0] */
- /*
- * R3652 (0xE44) - EQ3_9
- */
- #define ARIZONA_EQ3_B2_PG_MASK 0xFFFF /* EQ3_B2_PG - [15:0] */
- #define ARIZONA_EQ3_B2_PG_SHIFT 0 /* EQ3_B2_PG - [15:0] */
- #define ARIZONA_EQ3_B2_PG_WIDTH 16 /* EQ3_B2_PG - [15:0] */
- /*
- * R3653 (0xE45) - EQ3_10
- */
- #define ARIZONA_EQ3_B3_A_MASK 0xFFFF /* EQ3_B3_A - [15:0] */
- #define ARIZONA_EQ3_B3_A_SHIFT 0 /* EQ3_B3_A - [15:0] */
- #define ARIZONA_EQ3_B3_A_WIDTH 16 /* EQ3_B3_A - [15:0] */
- /*
- * R3654 (0xE46) - EQ3_11
- */
- #define ARIZONA_EQ3_B3_B_MASK 0xFFFF /* EQ3_B3_B - [15:0] */
- #define ARIZONA_EQ3_B3_B_SHIFT 0 /* EQ3_B3_B - [15:0] */
- #define ARIZONA_EQ3_B3_B_WIDTH 16 /* EQ3_B3_B - [15:0] */
- /*
- * R3655 (0xE47) - EQ3_12
- */
- #define ARIZONA_EQ3_B3_C_MASK 0xFFFF /* EQ3_B3_C - [15:0] */
- #define ARIZONA_EQ3_B3_C_SHIFT 0 /* EQ3_B3_C - [15:0] */
- #define ARIZONA_EQ3_B3_C_WIDTH 16 /* EQ3_B3_C - [15:0] */
- /*
- * R3656 (0xE48) - EQ3_13
- */
- #define ARIZONA_EQ3_B3_PG_MASK 0xFFFF /* EQ3_B3_PG - [15:0] */
- #define ARIZONA_EQ3_B3_PG_SHIFT 0 /* EQ3_B3_PG - [15:0] */
- #define ARIZONA_EQ3_B3_PG_WIDTH 16 /* EQ3_B3_PG - [15:0] */
- /*
- * R3657 (0xE49) - EQ3_14
- */
- #define ARIZONA_EQ3_B4_A_MASK 0xFFFF /* EQ3_B4_A - [15:0] */
- #define ARIZONA_EQ3_B4_A_SHIFT 0 /* EQ3_B4_A - [15:0] */
- #define ARIZONA_EQ3_B4_A_WIDTH 16 /* EQ3_B4_A - [15:0] */
- /*
- * R3658 (0xE4A) - EQ3_15
- */
- #define ARIZONA_EQ3_B4_B_MASK 0xFFFF /* EQ3_B4_B - [15:0] */
- #define ARIZONA_EQ3_B4_B_SHIFT 0 /* EQ3_B4_B - [15:0] */
- #define ARIZONA_EQ3_B4_B_WIDTH 16 /* EQ3_B4_B - [15:0] */
- /*
- * R3659 (0xE4B) - EQ3_16
- */
- #define ARIZONA_EQ3_B4_C_MASK 0xFFFF /* EQ3_B4_C - [15:0] */
- #define ARIZONA_EQ3_B4_C_SHIFT 0 /* EQ3_B4_C - [15:0] */
- #define ARIZONA_EQ3_B4_C_WIDTH 16 /* EQ3_B4_C - [15:0] */
- /*
- * R3660 (0xE4C) - EQ3_17
- */
- #define ARIZONA_EQ3_B4_PG_MASK 0xFFFF /* EQ3_B4_PG - [15:0] */
- #define ARIZONA_EQ3_B4_PG_SHIFT 0 /* EQ3_B4_PG - [15:0] */
- #define ARIZONA_EQ3_B4_PG_WIDTH 16 /* EQ3_B4_PG - [15:0] */
- /*
- * R3661 (0xE4D) - EQ3_18
- */
- #define ARIZONA_EQ3_B5_A_MASK 0xFFFF /* EQ3_B5_A - [15:0] */
- #define ARIZONA_EQ3_B5_A_SHIFT 0 /* EQ3_B5_A - [15:0] */
- #define ARIZONA_EQ3_B5_A_WIDTH 16 /* EQ3_B5_A - [15:0] */
- /*
- * R3662 (0xE4E) - EQ3_19
- */
- #define ARIZONA_EQ3_B5_B_MASK 0xFFFF /* EQ3_B5_B - [15:0] */
- #define ARIZONA_EQ3_B5_B_SHIFT 0 /* EQ3_B5_B - [15:0] */
- #define ARIZONA_EQ3_B5_B_WIDTH 16 /* EQ3_B5_B - [15:0] */
- /*
- * R3663 (0xE4F) - EQ3_20
- */
- #define ARIZONA_EQ3_B5_PG_MASK 0xFFFF /* EQ3_B5_PG - [15:0] */
- #define ARIZONA_EQ3_B5_PG_SHIFT 0 /* EQ3_B5_PG - [15:0] */
- #define ARIZONA_EQ3_B5_PG_WIDTH 16 /* EQ3_B5_PG - [15:0] */
- /*
- * R3664 (0xE50) - EQ3_21
- */
- #define ARIZONA_EQ3_B1_C_MASK 0xFFFF /* EQ3_B1_C - [15:0] */
- #define ARIZONA_EQ3_B1_C_SHIFT 0 /* EQ3_B1_C - [15:0] */
- #define ARIZONA_EQ3_B1_C_WIDTH 16 /* EQ3_B1_C - [15:0] */
- /*
- * R3666 (0xE52) - EQ4_1
- */
- #define ARIZONA_EQ4_B1_GAIN_MASK 0xF800 /* EQ4_B1_GAIN - [15:11] */
- #define ARIZONA_EQ4_B1_GAIN_SHIFT 11 /* EQ4_B1_GAIN - [15:11] */
- #define ARIZONA_EQ4_B1_GAIN_WIDTH 5 /* EQ4_B1_GAIN - [15:11] */
- #define ARIZONA_EQ4_B2_GAIN_MASK 0x07C0 /* EQ4_B2_GAIN - [10:6] */
- #define ARIZONA_EQ4_B2_GAIN_SHIFT 6 /* EQ4_B2_GAIN - [10:6] */
- #define ARIZONA_EQ4_B2_GAIN_WIDTH 5 /* EQ4_B2_GAIN - [10:6] */
- #define ARIZONA_EQ4_B3_GAIN_MASK 0x003E /* EQ4_B3_GAIN - [5:1] */
- #define ARIZONA_EQ4_B3_GAIN_SHIFT 1 /* EQ4_B3_GAIN - [5:1] */
- #define ARIZONA_EQ4_B3_GAIN_WIDTH 5 /* EQ4_B3_GAIN - [5:1] */
- #define ARIZONA_EQ4_ENA 0x0001 /* EQ4_ENA */
- #define ARIZONA_EQ4_ENA_MASK 0x0001 /* EQ4_ENA */
- #define ARIZONA_EQ4_ENA_SHIFT 0 /* EQ4_ENA */
- #define ARIZONA_EQ4_ENA_WIDTH 1 /* EQ4_ENA */
- /*
- * R3667 (0xE53) - EQ4_2
- */
- #define ARIZONA_EQ4_B4_GAIN_MASK 0xF800 /* EQ4_B4_GAIN - [15:11] */
- #define ARIZONA_EQ4_B4_GAIN_SHIFT 11 /* EQ4_B4_GAIN - [15:11] */
- #define ARIZONA_EQ4_B4_GAIN_WIDTH 5 /* EQ4_B4_GAIN - [15:11] */
- #define ARIZONA_EQ4_B5_GAIN_MASK 0x07C0 /* EQ4_B5_GAIN - [10:6] */
- #define ARIZONA_EQ4_B5_GAIN_SHIFT 6 /* EQ4_B5_GAIN - [10:6] */
- #define ARIZONA_EQ4_B5_GAIN_WIDTH 5 /* EQ4_B5_GAIN - [10:6] */
- #define ARIZONA_EQ4_B1_MODE 0x0001 /* EQ4_B1_MODE */
- #define ARIZONA_EQ4_B1_MODE_MASK 0x0001 /* EQ4_B1_MODE */
- #define ARIZONA_EQ4_B1_MODE_SHIFT 0 /* EQ4_B1_MODE */
- #define ARIZONA_EQ4_B1_MODE_WIDTH 1 /* EQ4_B1_MODE */
- /*
- * R3668 (0xE54) - EQ4_3
- */
- #define ARIZONA_EQ4_B1_A_MASK 0xFFFF /* EQ4_B1_A - [15:0] */
- #define ARIZONA_EQ4_B1_A_SHIFT 0 /* EQ4_B1_A - [15:0] */
- #define ARIZONA_EQ4_B1_A_WIDTH 16 /* EQ4_B1_A - [15:0] */
- /*
- * R3669 (0xE55) - EQ4_4
- */
- #define ARIZONA_EQ4_B1_B_MASK 0xFFFF /* EQ4_B1_B - [15:0] */
- #define ARIZONA_EQ4_B1_B_SHIFT 0 /* EQ4_B1_B - [15:0] */
- #define ARIZONA_EQ4_B1_B_WIDTH 16 /* EQ4_B1_B - [15:0] */
- /*
- * R3670 (0xE56) - EQ4_5
- */
- #define ARIZONA_EQ4_B1_PG_MASK 0xFFFF /* EQ4_B1_PG - [15:0] */
- #define ARIZONA_EQ4_B1_PG_SHIFT 0 /* EQ4_B1_PG - [15:0] */
- #define ARIZONA_EQ4_B1_PG_WIDTH 16 /* EQ4_B1_PG - [15:0] */
- /*
- * R3671 (0xE57) - EQ4_6
- */
- #define ARIZONA_EQ4_B2_A_MASK 0xFFFF /* EQ4_B2_A - [15:0] */
- #define ARIZONA_EQ4_B2_A_SHIFT 0 /* EQ4_B2_A - [15:0] */
- #define ARIZONA_EQ4_B2_A_WIDTH 16 /* EQ4_B2_A - [15:0] */
- /*
- * R3672 (0xE58) - EQ4_7
- */
- #define ARIZONA_EQ4_B2_B_MASK 0xFFFF /* EQ4_B2_B - [15:0] */
- #define ARIZONA_EQ4_B2_B_SHIFT 0 /* EQ4_B2_B - [15:0] */
- #define ARIZONA_EQ4_B2_B_WIDTH 16 /* EQ4_B2_B - [15:0] */
- /*
- * R3673 (0xE59) - EQ4_8
- */
- #define ARIZONA_EQ4_B2_C_MASK 0xFFFF /* EQ4_B2_C - [15:0] */
- #define ARIZONA_EQ4_B2_C_SHIFT 0 /* EQ4_B2_C - [15:0] */
- #define ARIZONA_EQ4_B2_C_WIDTH 16 /* EQ4_B2_C - [15:0] */
- /*
- * R3674 (0xE5A) - EQ4_9
- */
- #define ARIZONA_EQ4_B2_PG_MASK 0xFFFF /* EQ4_B2_PG - [15:0] */
- #define ARIZONA_EQ4_B2_PG_SHIFT 0 /* EQ4_B2_PG - [15:0] */
- #define ARIZONA_EQ4_B2_PG_WIDTH 16 /* EQ4_B2_PG - [15:0] */
- /*
- * R3675 (0xE5B) - EQ4_10
- */
- #define ARIZONA_EQ4_B3_A_MASK 0xFFFF /* EQ4_B3_A - [15:0] */
- #define ARIZONA_EQ4_B3_A_SHIFT 0 /* EQ4_B3_A - [15:0] */
- #define ARIZONA_EQ4_B3_A_WIDTH 16 /* EQ4_B3_A - [15:0] */
- /*
- * R3676 (0xE5C) - EQ4_11
- */
- #define ARIZONA_EQ4_B3_B_MASK 0xFFFF /* EQ4_B3_B - [15:0] */
- #define ARIZONA_EQ4_B3_B_SHIFT 0 /* EQ4_B3_B - [15:0] */
- #define ARIZONA_EQ4_B3_B_WIDTH 16 /* EQ4_B3_B - [15:0] */
- /*
- * R3677 (0xE5D) - EQ4_12
- */
- #define ARIZONA_EQ4_B3_C_MASK 0xFFFF /* EQ4_B3_C - [15:0] */
- #define ARIZONA_EQ4_B3_C_SHIFT 0 /* EQ4_B3_C - [15:0] */
- #define ARIZONA_EQ4_B3_C_WIDTH 16 /* EQ4_B3_C - [15:0] */
- /*
- * R3678 (0xE5E) - EQ4_13
- */
- #define ARIZONA_EQ4_B3_PG_MASK 0xFFFF /* EQ4_B3_PG - [15:0] */
- #define ARIZONA_EQ4_B3_PG_SHIFT 0 /* EQ4_B3_PG - [15:0] */
- #define ARIZONA_EQ4_B3_PG_WIDTH 16 /* EQ4_B3_PG - [15:0] */
- /*
- * R3679 (0xE5F) - EQ4_14
- */
- #define ARIZONA_EQ4_B4_A_MASK 0xFFFF /* EQ4_B4_A - [15:0] */
- #define ARIZONA_EQ4_B4_A_SHIFT 0 /* EQ4_B4_A - [15:0] */
- #define ARIZONA_EQ4_B4_A_WIDTH 16 /* EQ4_B4_A - [15:0] */
- /*
- * R3680 (0xE60) - EQ4_15
- */
- #define ARIZONA_EQ4_B4_B_MASK 0xFFFF /* EQ4_B4_B - [15:0] */
- #define ARIZONA_EQ4_B4_B_SHIFT 0 /* EQ4_B4_B - [15:0] */
- #define ARIZONA_EQ4_B4_B_WIDTH 16 /* EQ4_B4_B - [15:0] */
- /*
- * R3681 (0xE61) - EQ4_16
- */
- #define ARIZONA_EQ4_B4_C_MASK 0xFFFF /* EQ4_B4_C - [15:0] */
- #define ARIZONA_EQ4_B4_C_SHIFT 0 /* EQ4_B4_C - [15:0] */
- #define ARIZONA_EQ4_B4_C_WIDTH 16 /* EQ4_B4_C - [15:0] */
- /*
- * R3682 (0xE62) - EQ4_17
- */
- #define ARIZONA_EQ4_B4_PG_MASK 0xFFFF /* EQ4_B4_PG - [15:0] */
- #define ARIZONA_EQ4_B4_PG_SHIFT 0 /* EQ4_B4_PG - [15:0] */
- #define ARIZONA_EQ4_B4_PG_WIDTH 16 /* EQ4_B4_PG - [15:0] */
- /*
- * R3683 (0xE63) - EQ4_18
- */
- #define ARIZONA_EQ4_B5_A_MASK 0xFFFF /* EQ4_B5_A - [15:0] */
- #define ARIZONA_EQ4_B5_A_SHIFT 0 /* EQ4_B5_A - [15:0] */
- #define ARIZONA_EQ4_B5_A_WIDTH 16 /* EQ4_B5_A - [15:0] */
- /*
- * R3684 (0xE64) - EQ4_19
- */
- #define ARIZONA_EQ4_B5_B_MASK 0xFFFF /* EQ4_B5_B - [15:0] */
- #define ARIZONA_EQ4_B5_B_SHIFT 0 /* EQ4_B5_B - [15:0] */
- #define ARIZONA_EQ4_B5_B_WIDTH 16 /* EQ4_B5_B - [15:0] */
- /*
- * R3685 (0xE65) - EQ4_20
- */
- #define ARIZONA_EQ4_B5_PG_MASK 0xFFFF /* EQ4_B5_PG - [15:0] */
- #define ARIZONA_EQ4_B5_PG_SHIFT 0 /* EQ4_B5_PG - [15:0] */
- #define ARIZONA_EQ4_B5_PG_WIDTH 16 /* EQ4_B5_PG - [15:0] */
- /*
- * R3686 (0xE66) - EQ4_21
- */
- #define ARIZONA_EQ4_B1_C_MASK 0xFFFF /* EQ4_B1_C - [15:0] */
- #define ARIZONA_EQ4_B1_C_SHIFT 0 /* EQ4_B1_C - [15:0] */
- #define ARIZONA_EQ4_B1_C_WIDTH 16 /* EQ4_B1_C - [15:0] */
- /*
- * R3712 (0xE80) - DRC1 ctrl1
- */
- #define ARIZONA_DRC1_SIG_DET_RMS_MASK 0xF800 /* DRC1_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC1_SIG_DET_RMS_SHIFT 11 /* DRC1_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC1_SIG_DET_RMS_WIDTH 5 /* DRC1_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC1_SIG_DET_PK_MASK 0x0600 /* DRC1_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC1_SIG_DET_PK_SHIFT 9 /* DRC1_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC1_SIG_DET_PK_WIDTH 2 /* DRC1_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC1_NG_ENA 0x0100 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_NG_ENA_MASK 0x0100 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_NG_ENA_SHIFT 8 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_NG_ENA_WIDTH 1 /* DRC1_NG_ENA */
- #define ARIZONA_DRC1_SIG_DET_MODE 0x0080 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET_MODE_MASK 0x0080 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET_MODE_SHIFT 7 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET_MODE_WIDTH 1 /* DRC1_SIG_DET_MODE */
- #define ARIZONA_DRC1_SIG_DET 0x0040 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_SIG_DET_MASK 0x0040 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_SIG_DET_SHIFT 6 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_SIG_DET_WIDTH 1 /* DRC1_SIG_DET */
- #define ARIZONA_DRC1_KNEE2_OP_ENA 0x0020 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_KNEE2_OP_ENA_MASK 0x0020 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_KNEE2_OP_ENA_SHIFT 5 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_KNEE2_OP_ENA_WIDTH 1 /* DRC1_KNEE2_OP_ENA */
- #define ARIZONA_DRC1_QR 0x0010 /* DRC1_QR */
- #define ARIZONA_DRC1_QR_MASK 0x0010 /* DRC1_QR */
- #define ARIZONA_DRC1_QR_SHIFT 4 /* DRC1_QR */
- #define ARIZONA_DRC1_QR_WIDTH 1 /* DRC1_QR */
- #define ARIZONA_DRC1_ANTICLIP 0x0008 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1_ANTICLIP_MASK 0x0008 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1_ANTICLIP_SHIFT 3 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1_ANTICLIP_WIDTH 1 /* DRC1_ANTICLIP */
- #define ARIZONA_DRC1L_ENA 0x0002 /* DRC1L_ENA */
- #define ARIZONA_DRC1L_ENA_MASK 0x0002 /* DRC1L_ENA */
- #define ARIZONA_DRC1L_ENA_SHIFT 1 /* DRC1L_ENA */
- #define ARIZONA_DRC1L_ENA_WIDTH 1 /* DRC1L_ENA */
- #define ARIZONA_DRC1R_ENA 0x0001 /* DRC1R_ENA */
- #define ARIZONA_DRC1R_ENA_MASK 0x0001 /* DRC1R_ENA */
- #define ARIZONA_DRC1R_ENA_SHIFT 0 /* DRC1R_ENA */
- #define ARIZONA_DRC1R_ENA_WIDTH 1 /* DRC1R_ENA */
- /*
- * R3713 (0xE81) - DRC1 ctrl2
- */
- #define ARIZONA_DRC1_ATK_MASK 0x1E00 /* DRC1_ATK - [12:9] */
- #define ARIZONA_DRC1_ATK_SHIFT 9 /* DRC1_ATK - [12:9] */
- #define ARIZONA_DRC1_ATK_WIDTH 4 /* DRC1_ATK - [12:9] */
- #define ARIZONA_DRC1_DCY_MASK 0x01E0 /* DRC1_DCY - [8:5] */
- #define ARIZONA_DRC1_DCY_SHIFT 5 /* DRC1_DCY - [8:5] */
- #define ARIZONA_DRC1_DCY_WIDTH 4 /* DRC1_DCY - [8:5] */
- #define ARIZONA_DRC1_MINGAIN_MASK 0x001C /* DRC1_MINGAIN - [4:2] */
- #define ARIZONA_DRC1_MINGAIN_SHIFT 2 /* DRC1_MINGAIN - [4:2] */
- #define ARIZONA_DRC1_MINGAIN_WIDTH 3 /* DRC1_MINGAIN - [4:2] */
- #define ARIZONA_DRC1_MAXGAIN_MASK 0x0003 /* DRC1_MAXGAIN - [1:0] */
- #define ARIZONA_DRC1_MAXGAIN_SHIFT 0 /* DRC1_MAXGAIN - [1:0] */
- #define ARIZONA_DRC1_MAXGAIN_WIDTH 2 /* DRC1_MAXGAIN - [1:0] */
- /*
- * R3714 (0xE82) - DRC1 ctrl3
- */
- #define ARIZONA_DRC1_NG_MINGAIN_MASK 0xF000 /* DRC1_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC1_NG_MINGAIN_SHIFT 12 /* DRC1_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC1_NG_MINGAIN_WIDTH 4 /* DRC1_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC1_NG_EXP_MASK 0x0C00 /* DRC1_NG_EXP - [11:10] */
- #define ARIZONA_DRC1_NG_EXP_SHIFT 10 /* DRC1_NG_EXP - [11:10] */
- #define ARIZONA_DRC1_NG_EXP_WIDTH 2 /* DRC1_NG_EXP - [11:10] */
- #define ARIZONA_DRC1_QR_THR_MASK 0x0300 /* DRC1_QR_THR - [9:8] */
- #define ARIZONA_DRC1_QR_THR_SHIFT 8 /* DRC1_QR_THR - [9:8] */
- #define ARIZONA_DRC1_QR_THR_WIDTH 2 /* DRC1_QR_THR - [9:8] */
- #define ARIZONA_DRC1_QR_DCY_MASK 0x00C0 /* DRC1_QR_DCY - [7:6] */
- #define ARIZONA_DRC1_QR_DCY_SHIFT 6 /* DRC1_QR_DCY - [7:6] */
- #define ARIZONA_DRC1_QR_DCY_WIDTH 2 /* DRC1_QR_DCY - [7:6] */
- #define ARIZONA_DRC1_HI_COMP_MASK 0x0038 /* DRC1_HI_COMP - [5:3] */
- #define ARIZONA_DRC1_HI_COMP_SHIFT 3 /* DRC1_HI_COMP - [5:3] */
- #define ARIZONA_DRC1_HI_COMP_WIDTH 3 /* DRC1_HI_COMP - [5:3] */
- #define ARIZONA_DRC1_LO_COMP_MASK 0x0007 /* DRC1_LO_COMP - [2:0] */
- #define ARIZONA_DRC1_LO_COMP_SHIFT 0 /* DRC1_LO_COMP - [2:0] */
- #define ARIZONA_DRC1_LO_COMP_WIDTH 3 /* DRC1_LO_COMP - [2:0] */
- /*
- * R3715 (0xE83) - DRC1 ctrl4
- */
- #define ARIZONA_DRC1_KNEE_IP_MASK 0x07E0 /* DRC1_KNEE_IP - [10:5] */
- #define ARIZONA_DRC1_KNEE_IP_SHIFT 5 /* DRC1_KNEE_IP - [10:5] */
- #define ARIZONA_DRC1_KNEE_IP_WIDTH 6 /* DRC1_KNEE_IP - [10:5] */
- #define ARIZONA_DRC1_KNEE_OP_MASK 0x001F /* DRC1_KNEE_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE_OP_SHIFT 0 /* DRC1_KNEE_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE_OP_WIDTH 5 /* DRC1_KNEE_OP - [4:0] */
- /*
- * R3716 (0xE84) - DRC1 ctrl5
- */
- #define ARIZONA_DRC1_KNEE2_IP_MASK 0x03E0 /* DRC1_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC1_KNEE2_IP_SHIFT 5 /* DRC1_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC1_KNEE2_IP_WIDTH 5 /* DRC1_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC1_KNEE2_OP_MASK 0x001F /* DRC1_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE2_OP_SHIFT 0 /* DRC1_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC1_KNEE2_OP_WIDTH 5 /* DRC1_KNEE2_OP - [4:0] */
- /*
- * R3721 (0xE89) - DRC2 ctrl1
- */
- #define ARIZONA_DRC2_SIG_DET_RMS_MASK 0xF800 /* DRC2_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC2_SIG_DET_RMS_SHIFT 11 /* DRC2_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC2_SIG_DET_RMS_WIDTH 5 /* DRC2_SIG_DET_RMS - [15:11] */
- #define ARIZONA_DRC2_SIG_DET_PK_MASK 0x0600 /* DRC2_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC2_SIG_DET_PK_SHIFT 9 /* DRC2_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC2_SIG_DET_PK_WIDTH 2 /* DRC2_SIG_DET_PK - [10:9] */
- #define ARIZONA_DRC2_NG_ENA 0x0100 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_NG_ENA_MASK 0x0100 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_NG_ENA_SHIFT 8 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_NG_ENA_WIDTH 1 /* DRC2_NG_ENA */
- #define ARIZONA_DRC2_SIG_DET_MODE 0x0080 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET_MODE_MASK 0x0080 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET_MODE_SHIFT 7 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET_MODE_WIDTH 1 /* DRC2_SIG_DET_MODE */
- #define ARIZONA_DRC2_SIG_DET 0x0040 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_SIG_DET_MASK 0x0040 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_SIG_DET_SHIFT 6 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_SIG_DET_WIDTH 1 /* DRC2_SIG_DET */
- #define ARIZONA_DRC2_KNEE2_OP_ENA 0x0020 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_KNEE2_OP_ENA_MASK 0x0020 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_KNEE2_OP_ENA_SHIFT 5 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_KNEE2_OP_ENA_WIDTH 1 /* DRC2_KNEE2_OP_ENA */
- #define ARIZONA_DRC2_QR 0x0010 /* DRC2_QR */
- #define ARIZONA_DRC2_QR_MASK 0x0010 /* DRC2_QR */
- #define ARIZONA_DRC2_QR_SHIFT 4 /* DRC2_QR */
- #define ARIZONA_DRC2_QR_WIDTH 1 /* DRC2_QR */
- #define ARIZONA_DRC2_ANTICLIP 0x0008 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2_ANTICLIP_MASK 0x0008 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2_ANTICLIP_SHIFT 3 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2_ANTICLIP_WIDTH 1 /* DRC2_ANTICLIP */
- #define ARIZONA_DRC2L_ENA 0x0002 /* DRC2L_ENA */
- #define ARIZONA_DRC2L_ENA_MASK 0x0002 /* DRC2L_ENA */
- #define ARIZONA_DRC2L_ENA_SHIFT 1 /* DRC2L_ENA */
- #define ARIZONA_DRC2L_ENA_WIDTH 1 /* DRC2L_ENA */
- #define ARIZONA_DRC2R_ENA 0x0001 /* DRC2R_ENA */
- #define ARIZONA_DRC2R_ENA_MASK 0x0001 /* DRC2R_ENA */
- #define ARIZONA_DRC2R_ENA_SHIFT 0 /* DRC2R_ENA */
- #define ARIZONA_DRC2R_ENA_WIDTH 1 /* DRC2R_ENA */
- /*
- * R3722 (0xE8A) - DRC2 ctrl2
- */
- #define ARIZONA_DRC2_ATK_MASK 0x1E00 /* DRC2_ATK - [12:9] */
- #define ARIZONA_DRC2_ATK_SHIFT 9 /* DRC2_ATK - [12:9] */
- #define ARIZONA_DRC2_ATK_WIDTH 4 /* DRC2_ATK - [12:9] */
- #define ARIZONA_DRC2_DCY_MASK 0x01E0 /* DRC2_DCY - [8:5] */
- #define ARIZONA_DRC2_DCY_SHIFT 5 /* DRC2_DCY - [8:5] */
- #define ARIZONA_DRC2_DCY_WIDTH 4 /* DRC2_DCY - [8:5] */
- #define ARIZONA_DRC2_MINGAIN_MASK 0x001C /* DRC2_MINGAIN - [4:2] */
- #define ARIZONA_DRC2_MINGAIN_SHIFT 2 /* DRC2_MINGAIN - [4:2] */
- #define ARIZONA_DRC2_MINGAIN_WIDTH 3 /* DRC2_MINGAIN - [4:2] */
- #define ARIZONA_DRC2_MAXGAIN_MASK 0x0003 /* DRC2_MAXGAIN - [1:0] */
- #define ARIZONA_DRC2_MAXGAIN_SHIFT 0 /* DRC2_MAXGAIN - [1:0] */
- #define ARIZONA_DRC2_MAXGAIN_WIDTH 2 /* DRC2_MAXGAIN - [1:0] */
- /*
- * R3723 (0xE8B) - DRC2 ctrl3
- */
- #define ARIZONA_DRC2_NG_MINGAIN_MASK 0xF000 /* DRC2_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC2_NG_MINGAIN_SHIFT 12 /* DRC2_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC2_NG_MINGAIN_WIDTH 4 /* DRC2_NG_MINGAIN - [15:12] */
- #define ARIZONA_DRC2_NG_EXP_MASK 0x0C00 /* DRC2_NG_EXP - [11:10] */
- #define ARIZONA_DRC2_NG_EXP_SHIFT 10 /* DRC2_NG_EXP - [11:10] */
- #define ARIZONA_DRC2_NG_EXP_WIDTH 2 /* DRC2_NG_EXP - [11:10] */
- #define ARIZONA_DRC2_QR_THR_MASK 0x0300 /* DRC2_QR_THR - [9:8] */
- #define ARIZONA_DRC2_QR_THR_SHIFT 8 /* DRC2_QR_THR - [9:8] */
- #define ARIZONA_DRC2_QR_THR_WIDTH 2 /* DRC2_QR_THR - [9:8] */
- #define ARIZONA_DRC2_QR_DCY_MASK 0x00C0 /* DRC2_QR_DCY - [7:6] */
- #define ARIZONA_DRC2_QR_DCY_SHIFT 6 /* DRC2_QR_DCY - [7:6] */
- #define ARIZONA_DRC2_QR_DCY_WIDTH 2 /* DRC2_QR_DCY - [7:6] */
- #define ARIZONA_DRC2_HI_COMP_MASK 0x0038 /* DRC2_HI_COMP - [5:3] */
- #define ARIZONA_DRC2_HI_COMP_SHIFT 3 /* DRC2_HI_COMP - [5:3] */
- #define ARIZONA_DRC2_HI_COMP_WIDTH 3 /* DRC2_HI_COMP - [5:3] */
- #define ARIZONA_DRC2_LO_COMP_MASK 0x0007 /* DRC2_LO_COMP - [2:0] */
- #define ARIZONA_DRC2_LO_COMP_SHIFT 0 /* DRC2_LO_COMP - [2:0] */
- #define ARIZONA_DRC2_LO_COMP_WIDTH 3 /* DRC2_LO_COMP - [2:0] */
- /*
- * R3724 (0xE8C) - DRC2 ctrl4
- */
- #define ARIZONA_DRC2_KNEE_IP_MASK 0x07E0 /* DRC2_KNEE_IP - [10:5] */
- #define ARIZONA_DRC2_KNEE_IP_SHIFT 5 /* DRC2_KNEE_IP - [10:5] */
- #define ARIZONA_DRC2_KNEE_IP_WIDTH 6 /* DRC2_KNEE_IP - [10:5] */
- #define ARIZONA_DRC2_KNEE_OP_MASK 0x001F /* DRC2_KNEE_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE_OP_SHIFT 0 /* DRC2_KNEE_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE_OP_WIDTH 5 /* DRC2_KNEE_OP - [4:0] */
- /*
- * R3725 (0xE8D) - DRC2 ctrl5
- */
- #define ARIZONA_DRC2_KNEE2_IP_MASK 0x03E0 /* DRC2_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC2_KNEE2_IP_SHIFT 5 /* DRC2_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC2_KNEE2_IP_WIDTH 5 /* DRC2_KNEE2_IP - [9:5] */
- #define ARIZONA_DRC2_KNEE2_OP_MASK 0x001F /* DRC2_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE2_OP_SHIFT 0 /* DRC2_KNEE2_OP - [4:0] */
- #define ARIZONA_DRC2_KNEE2_OP_WIDTH 5 /* DRC2_KNEE2_OP - [4:0] */
- /*
- * R3776 (0xEC0) - HPLPF1_1
- */
- #define ARIZONA_LHPF1_MODE 0x0002 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_MODE_MASK 0x0002 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_MODE_SHIFT 1 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_MODE_WIDTH 1 /* LHPF1_MODE */
- #define ARIZONA_LHPF1_ENA 0x0001 /* LHPF1_ENA */
- #define ARIZONA_LHPF1_ENA_MASK 0x0001 /* LHPF1_ENA */
- #define ARIZONA_LHPF1_ENA_SHIFT 0 /* LHPF1_ENA */
- #define ARIZONA_LHPF1_ENA_WIDTH 1 /* LHPF1_ENA */
- /*
- * R3777 (0xEC1) - HPLPF1_2
- */
- #define ARIZONA_LHPF1_COEFF_MASK 0xFFFF /* LHPF1_COEFF - [15:0] */
- #define ARIZONA_LHPF1_COEFF_SHIFT 0 /* LHPF1_COEFF - [15:0] */
- #define ARIZONA_LHPF1_COEFF_WIDTH 16 /* LHPF1_COEFF - [15:0] */
- /*
- * R3780 (0xEC4) - HPLPF2_1
- */
- #define ARIZONA_LHPF2_MODE 0x0002 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_MODE_MASK 0x0002 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_MODE_SHIFT 1 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_MODE_WIDTH 1 /* LHPF2_MODE */
- #define ARIZONA_LHPF2_ENA 0x0001 /* LHPF2_ENA */
- #define ARIZONA_LHPF2_ENA_MASK 0x0001 /* LHPF2_ENA */
- #define ARIZONA_LHPF2_ENA_SHIFT 0 /* LHPF2_ENA */
- #define ARIZONA_LHPF2_ENA_WIDTH 1 /* LHPF2_ENA */
- /*
- * R3781 (0xEC5) - HPLPF2_2
- */
- #define ARIZONA_LHPF2_COEFF_MASK 0xFFFF /* LHPF2_COEFF - [15:0] */
- #define ARIZONA_LHPF2_COEFF_SHIFT 0 /* LHPF2_COEFF - [15:0] */
- #define ARIZONA_LHPF2_COEFF_WIDTH 16 /* LHPF2_COEFF - [15:0] */
- /*
- * R3784 (0xEC8) - HPLPF3_1
- */
- #define ARIZONA_LHPF3_MODE 0x0002 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_MODE_MASK 0x0002 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_MODE_SHIFT 1 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_MODE_WIDTH 1 /* LHPF3_MODE */
- #define ARIZONA_LHPF3_ENA 0x0001 /* LHPF3_ENA */
- #define ARIZONA_LHPF3_ENA_MASK 0x0001 /* LHPF3_ENA */
- #define ARIZONA_LHPF3_ENA_SHIFT 0 /* LHPF3_ENA */
- #define ARIZONA_LHPF3_ENA_WIDTH 1 /* LHPF3_ENA */
- /*
- * R3785 (0xEC9) - HPLPF3_2
- */
- #define ARIZONA_LHPF3_COEFF_MASK 0xFFFF /* LHPF3_COEFF - [15:0] */
- #define ARIZONA_LHPF3_COEFF_SHIFT 0 /* LHPF3_COEFF - [15:0] */
- #define ARIZONA_LHPF3_COEFF_WIDTH 16 /* LHPF3_COEFF - [15:0] */
- /*
- * R3788 (0xECC) - HPLPF4_1
- */
- #define ARIZONA_LHPF4_MODE 0x0002 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_MODE_MASK 0x0002 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_MODE_SHIFT 1 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_MODE_WIDTH 1 /* LHPF4_MODE */
- #define ARIZONA_LHPF4_ENA 0x0001 /* LHPF4_ENA */
- #define ARIZONA_LHPF4_ENA_MASK 0x0001 /* LHPF4_ENA */
- #define ARIZONA_LHPF4_ENA_SHIFT 0 /* LHPF4_ENA */
- #define ARIZONA_LHPF4_ENA_WIDTH 1 /* LHPF4_ENA */
- /*
- * R3789 (0xECD) - HPLPF4_2
- */
- #define ARIZONA_LHPF4_COEFF_MASK 0xFFFF /* LHPF4_COEFF - [15:0] */
- #define ARIZONA_LHPF4_COEFF_SHIFT 0 /* LHPF4_COEFF - [15:0] */
- #define ARIZONA_LHPF4_COEFF_WIDTH 16 /* LHPF4_COEFF - [15:0] */
- /*
- * R3808 (0xEE0) - ASRC_ENABLE
- */
- #define ARIZONA_ASRC2L_ENA 0x0008 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2L_ENA_MASK 0x0008 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2L_ENA_SHIFT 3 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2L_ENA_WIDTH 1 /* ASRC2L_ENA */
- #define ARIZONA_ASRC2R_ENA 0x0004 /* ASRC2R_ENA */
- #define ARIZONA_ASRC2R_ENA_MASK 0x0004 /* ASRC2R_ENA */
- #define ARIZONA_ASRC2R_ENA_SHIFT 2 /* ASRC2R_ENA */
- #define ARIZONA_ASRC2R_ENA_WIDTH 1 /* ASRC2R_ENA */
- #define ARIZONA_ASRC1L_ENA 0x0002 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1L_ENA_MASK 0x0002 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1L_ENA_SHIFT 1 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1L_ENA_WIDTH 1 /* ASRC1L_ENA */
- #define ARIZONA_ASRC1R_ENA 0x0001 /* ASRC1R_ENA */
- #define ARIZONA_ASRC1R_ENA_MASK 0x0001 /* ASRC1R_ENA */
- #define ARIZONA_ASRC1R_ENA_SHIFT 0 /* ASRC1R_ENA */
- #define ARIZONA_ASRC1R_ENA_WIDTH 1 /* ASRC1R_ENA */
- /*
- * R3810 (0xEE2) - ASRC_RATE1
- */
- #define ARIZONA_ASRC_RATE1_MASK 0x7800 /* ASRC_RATE1 - [14:11] */
- #define ARIZONA_ASRC_RATE1_SHIFT 11 /* ASRC_RATE1 - [14:11] */
- #define ARIZONA_ASRC_RATE1_WIDTH 4 /* ASRC_RATE1 - [14:11] */
- /*
- * R3811 (0xEE3) - ASRC_RATE2
- */
- #define ARIZONA_ASRC_RATE2_MASK 0x7800 /* ASRC_RATE2 - [14:11] */
- #define ARIZONA_ASRC_RATE2_SHIFT 11 /* ASRC_RATE2 - [14:11] */
- #define ARIZONA_ASRC_RATE2_WIDTH 4 /* ASRC_RATE2 - [14:11] */
- /*
- * R3824 (0xEF0) - ISRC 1 CTRL 1
- */
- #define ARIZONA_ISRC1_FSH_MASK 0x7800 /* ISRC1_FSH - [14:11] */
- #define ARIZONA_ISRC1_FSH_SHIFT 11 /* ISRC1_FSH - [14:11] */
- #define ARIZONA_ISRC1_FSH_WIDTH 4 /* ISRC1_FSH - [14:11] */
- #define ARIZONA_ISRC1_CLK_SEL_MASK 0x0700 /* ISRC1_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC1_CLK_SEL_SHIFT 8 /* ISRC1_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC1_CLK_SEL_WIDTH 3 /* ISRC1_CLK_SEL - [10:8] */
- /*
- * R3825 (0xEF1) - ISRC 1 CTRL 2
- */
- #define ARIZONA_ISRC1_FSL_MASK 0x7800 /* ISRC1_FSL - [14:11] */
- #define ARIZONA_ISRC1_FSL_SHIFT 11 /* ISRC1_FSL - [14:11] */
- #define ARIZONA_ISRC1_FSL_WIDTH 4 /* ISRC1_FSL - [14:11] */
- /*
- * R3826 (0xEF2) - ISRC 1 CTRL 3
- */
- #define ARIZONA_ISRC1_INT0_ENA 0x8000 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT0_ENA_MASK 0x8000 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT0_ENA_SHIFT 15 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT0_ENA_WIDTH 1 /* ISRC1_INT0_ENA */
- #define ARIZONA_ISRC1_INT1_ENA 0x4000 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT1_ENA_MASK 0x4000 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT1_ENA_SHIFT 14 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT1_ENA_WIDTH 1 /* ISRC1_INT1_ENA */
- #define ARIZONA_ISRC1_INT2_ENA 0x2000 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT2_ENA_MASK 0x2000 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT2_ENA_SHIFT 13 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT2_ENA_WIDTH 1 /* ISRC1_INT2_ENA */
- #define ARIZONA_ISRC1_INT3_ENA 0x1000 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_INT3_ENA_MASK 0x1000 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_INT3_ENA_SHIFT 12 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_INT3_ENA_WIDTH 1 /* ISRC1_INT3_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA 0x0200 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA_MASK 0x0200 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA_SHIFT 9 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC0_ENA_WIDTH 1 /* ISRC1_DEC0_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA 0x0100 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA_MASK 0x0100 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA_SHIFT 8 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC1_ENA_WIDTH 1 /* ISRC1_DEC1_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA 0x0080 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA_MASK 0x0080 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA_SHIFT 7 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC2_ENA_WIDTH 1 /* ISRC1_DEC2_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA 0x0040 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA_MASK 0x0040 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA_SHIFT 6 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_DEC3_ENA_WIDTH 1 /* ISRC1_DEC3_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA 0x0001 /* ISRC1_NOTCH_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA_MASK 0x0001 /* ISRC1_NOTCH_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA_SHIFT 0 /* ISRC1_NOTCH_ENA */
- #define ARIZONA_ISRC1_NOTCH_ENA_WIDTH 1 /* ISRC1_NOTCH_ENA */
- /*
- * R3827 (0xEF3) - ISRC 2 CTRL 1
- */
- #define ARIZONA_ISRC2_FSH_MASK 0x7800 /* ISRC2_FSH - [14:11] */
- #define ARIZONA_ISRC2_FSH_SHIFT 11 /* ISRC2_FSH - [14:11] */
- #define ARIZONA_ISRC2_FSH_WIDTH 4 /* ISRC2_FSH - [14:11] */
- #define ARIZONA_ISRC2_CLK_SEL_MASK 0x0700 /* ISRC2_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC2_CLK_SEL_SHIFT 8 /* ISRC2_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC2_CLK_SEL_WIDTH 3 /* ISRC2_CLK_SEL - [10:8] */
- /*
- * R3828 (0xEF4) - ISRC 2 CTRL 2
- */
- #define ARIZONA_ISRC2_FSL_MASK 0x7800 /* ISRC2_FSL - [14:11] */
- #define ARIZONA_ISRC2_FSL_SHIFT 11 /* ISRC2_FSL - [14:11] */
- #define ARIZONA_ISRC2_FSL_WIDTH 4 /* ISRC2_FSL - [14:11] */
- /*
- * R3829 (0xEF5) - ISRC 2 CTRL 3
- */
- #define ARIZONA_ISRC2_INT0_ENA 0x8000 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT0_ENA_MASK 0x8000 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT0_ENA_SHIFT 15 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT0_ENA_WIDTH 1 /* ISRC2_INT0_ENA */
- #define ARIZONA_ISRC2_INT1_ENA 0x4000 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT1_ENA_MASK 0x4000 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT1_ENA_SHIFT 14 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT1_ENA_WIDTH 1 /* ISRC2_INT1_ENA */
- #define ARIZONA_ISRC2_INT2_ENA 0x2000 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT2_ENA_MASK 0x2000 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT2_ENA_SHIFT 13 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT2_ENA_WIDTH 1 /* ISRC2_INT2_ENA */
- #define ARIZONA_ISRC2_INT3_ENA 0x1000 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_INT3_ENA_MASK 0x1000 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_INT3_ENA_SHIFT 12 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_INT3_ENA_WIDTH 1 /* ISRC2_INT3_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA 0x0200 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA_MASK 0x0200 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA_SHIFT 9 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC0_ENA_WIDTH 1 /* ISRC2_DEC0_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA 0x0100 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA_MASK 0x0100 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA_SHIFT 8 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC1_ENA_WIDTH 1 /* ISRC2_DEC1_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA 0x0080 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA_MASK 0x0080 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA_SHIFT 7 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC2_ENA_WIDTH 1 /* ISRC2_DEC2_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA 0x0040 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA_MASK 0x0040 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA_SHIFT 6 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_DEC3_ENA_WIDTH 1 /* ISRC2_DEC3_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA 0x0001 /* ISRC2_NOTCH_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA_MASK 0x0001 /* ISRC2_NOTCH_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA_SHIFT 0 /* ISRC2_NOTCH_ENA */
- #define ARIZONA_ISRC2_NOTCH_ENA_WIDTH 1 /* ISRC2_NOTCH_ENA */
- /*
- * R3830 (0xEF6) - ISRC 3 CTRL 1
- */
- #define ARIZONA_ISRC3_FSH_MASK 0x7800 /* ISRC3_FSH - [14:11] */
- #define ARIZONA_ISRC3_FSH_SHIFT 11 /* ISRC3_FSH - [14:11] */
- #define ARIZONA_ISRC3_FSH_WIDTH 4 /* ISRC3_FSH - [14:11] */
- #define ARIZONA_ISRC3_CLK_SEL_MASK 0x0700 /* ISRC3_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC3_CLK_SEL_SHIFT 8 /* ISRC3_CLK_SEL - [10:8] */
- #define ARIZONA_ISRC3_CLK_SEL_WIDTH 3 /* ISRC3_CLK_SEL - [10:8] */
- /*
- * R3831 (0xEF7) - ISRC 3 CTRL 2
- */
- #define ARIZONA_ISRC3_FSL_MASK 0x7800 /* ISRC3_FSL - [14:11] */
- #define ARIZONA_ISRC3_FSL_SHIFT 11 /* ISRC3_FSL - [14:11] */
- #define ARIZONA_ISRC3_FSL_WIDTH 4 /* ISRC3_FSL - [14:11] */
- /*
- * R3832 (0xEF8) - ISRC 3 CTRL 3
- */
- #define ARIZONA_ISRC3_INT0_ENA 0x8000 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT0_ENA_MASK 0x8000 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT0_ENA_SHIFT 15 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT0_ENA_WIDTH 1 /* ISRC3_INT0_ENA */
- #define ARIZONA_ISRC3_INT1_ENA 0x4000 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT1_ENA_MASK 0x4000 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT1_ENA_SHIFT 14 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT1_ENA_WIDTH 1 /* ISRC3_INT1_ENA */
- #define ARIZONA_ISRC3_INT2_ENA 0x2000 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT2_ENA_MASK 0x2000 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT2_ENA_SHIFT 13 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT2_ENA_WIDTH 1 /* ISRC3_INT2_ENA */
- #define ARIZONA_ISRC3_INT3_ENA 0x1000 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_INT3_ENA_MASK 0x1000 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_INT3_ENA_SHIFT 12 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_INT3_ENA_WIDTH 1 /* ISRC3_INT3_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA 0x0200 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA_MASK 0x0200 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA_SHIFT 9 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC0_ENA_WIDTH 1 /* ISRC3_DEC0_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA 0x0100 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA_MASK 0x0100 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA_SHIFT 8 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC1_ENA_WIDTH 1 /* ISRC3_DEC1_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA 0x0080 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA_MASK 0x0080 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA_SHIFT 7 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC2_ENA_WIDTH 1 /* ISRC3_DEC2_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA 0x0040 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA_MASK 0x0040 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA_SHIFT 6 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_DEC3_ENA_WIDTH 1 /* ISRC3_DEC3_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA 0x0001 /* ISRC3_NOTCH_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA_MASK 0x0001 /* ISRC3_NOTCH_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA_SHIFT 0 /* ISRC3_NOTCH_ENA */
- #define ARIZONA_ISRC3_NOTCH_ENA_WIDTH 1 /* ISRC3_NOTCH_ENA */
- /*
- * R4352 (0x1100) - DSP1 Control 1
- */
- #define ARIZONA_DSP1_RATE_MASK 0x7800 /* DSP1_RATE - [14:11] */
- #define ARIZONA_DSP1_RATE_SHIFT 11 /* DSP1_RATE - [14:11] */
- #define ARIZONA_DSP1_RATE_WIDTH 4 /* DSP1_RATE - [14:11] */
- #define ARIZONA_DSP1_MEM_ENA 0x0010 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_MEM_ENA_MASK 0x0010 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_MEM_ENA_SHIFT 4 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_MEM_ENA_WIDTH 1 /* DSP1_MEM_ENA */
- #define ARIZONA_DSP1_SYS_ENA 0x0004 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_SYS_ENA_MASK 0x0004 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_SYS_ENA_SHIFT 2 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_SYS_ENA_WIDTH 1 /* DSP1_SYS_ENA */
- #define ARIZONA_DSP1_CORE_ENA 0x0002 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_CORE_ENA_MASK 0x0002 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_CORE_ENA_SHIFT 1 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_CORE_ENA_WIDTH 1 /* DSP1_CORE_ENA */
- #define ARIZONA_DSP1_START 0x0001 /* DSP1_START */
- #define ARIZONA_DSP1_START_MASK 0x0001 /* DSP1_START */
- #define ARIZONA_DSP1_START_SHIFT 0 /* DSP1_START */
- #define ARIZONA_DSP1_START_WIDTH 1 /* DSP1_START */
- /*
- * R4353 (0x1101) - DSP1 Clocking 1
- */
- #define ARIZONA_DSP1_CLK_SEL_MASK 0x0007 /* DSP1_CLK_SEL - [2:0] */
- #define ARIZONA_DSP1_CLK_SEL_SHIFT 0 /* DSP1_CLK_SEL - [2:0] */
- #define ARIZONA_DSP1_CLK_SEL_WIDTH 3 /* DSP1_CLK_SEL - [2:0] */
- /*
- * R4356 (0x1104) - DSP1 Status 1
- */
- #define ARIZONA_DSP1_RAM_RDY 0x0001 /* DSP1_RAM_RDY */
- #define ARIZONA_DSP1_RAM_RDY_MASK 0x0001 /* DSP1_RAM_RDY */
- #define ARIZONA_DSP1_RAM_RDY_SHIFT 0 /* DSP1_RAM_RDY */
- #define ARIZONA_DSP1_RAM_RDY_WIDTH 1 /* DSP1_RAM_RDY */
- /*
- * R4357 (0x1105) - DSP1 Status 2
- */
- #define ARIZONA_DSP1_PING_FULL 0x8000 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PING_FULL_MASK 0x8000 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PING_FULL_SHIFT 15 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PING_FULL_WIDTH 1 /* DSP1_PING_FULL */
- #define ARIZONA_DSP1_PONG_FULL 0x4000 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_PONG_FULL_MASK 0x4000 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_PONG_FULL_SHIFT 14 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_PONG_FULL_WIDTH 1 /* DSP1_PONG_FULL */
- #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_MASK 0x00FF /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
- #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_SHIFT 0 /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
- #define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_WIDTH 8 /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
- #endif
|