ad1889.c 27 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090
  1. /* Analog Devices 1889 audio driver
  2. *
  3. * This is a driver for the AD1889 PCI audio chipset found
  4. * on the HP PA-RISC [BCJ]-xxx0 workstations.
  5. *
  6. * Copyright (C) 2004-2005, Kyle McMartin <kyle@parisc-linux.org>
  7. * Copyright (C) 2005, Thibaut Varene <varenet@parisc-linux.org>
  8. * Based on the OSS AD1889 driver by Randolph Chung <tausq@debian.org>
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License, version 2, as
  12. * published by the Free Software Foundation.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  22. *
  23. * TODO:
  24. * Do we need to take care of CCS register?
  25. * Maybe we could use finer grained locking (separate locks for pb/cap)?
  26. * Wishlist:
  27. * Control Interface (mixer) support
  28. * Better AC97 support (VSR...)?
  29. * PM support
  30. * MIDI support
  31. * Game Port support
  32. * SG DMA support (this will need *alot* of work)
  33. */
  34. #include <linux/init.h>
  35. #include <linux/pci.h>
  36. #include <linux/slab.h>
  37. #include <linux/interrupt.h>
  38. #include <linux/compiler.h>
  39. #include <linux/delay.h>
  40. #include <sound/driver.h>
  41. #include <sound/core.h>
  42. #include <sound/pcm.h>
  43. #include <sound/initval.h>
  44. #include <sound/ac97_codec.h>
  45. #include <asm/io.h>
  46. #include "ad1889.h"
  47. #include "ac97/ac97_id.h"
  48. #define AD1889_DRVVER "$Revision: 1.3 $"
  49. MODULE_AUTHOR("Kyle McMartin <kyle@parisc-linux.org>, Thibaut Varene <t-bone@parisc-linux.org>");
  50. MODULE_DESCRIPTION("Analog Devices AD1889 ALSA sound driver");
  51. MODULE_LICENSE("GPL");
  52. MODULE_SUPPORTED_DEVICE("{{Analog Devices,AD1889}}");
  53. static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
  54. module_param_array(index, int, NULL, 0444);
  55. MODULE_PARM_DESC(index, "Index value for the AD1889 soundcard.");
  56. static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
  57. module_param_array(id, charp, NULL, 0444);
  58. MODULE_PARM_DESC(id, "ID string for the AD1889 soundcard.");
  59. static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
  60. module_param_array(enable, bool, NULL, 0444);
  61. MODULE_PARM_DESC(enable, "Enable AD1889 soundcard.");
  62. static char *ac97_quirk[SNDRV_CARDS];
  63. module_param_array(ac97_quirk, charp, NULL, 0444);
  64. MODULE_PARM_DESC(ac97_quirk, "AC'97 workaround for strange hardware.");
  65. #define DEVNAME "ad1889"
  66. #define PFX DEVNAME ": "
  67. /* let's use the global sound debug interfaces */
  68. #define ad1889_debug(fmt, arg...) snd_printd(KERN_DEBUG fmt, ## arg)
  69. /* keep track of some hw registers */
  70. struct ad1889_register_state {
  71. u16 reg; /* reg setup */
  72. u32 addr; /* dma base address */
  73. unsigned long size; /* DMA buffer size */
  74. };
  75. struct snd_ad1889 {
  76. snd_card_t *card;
  77. struct pci_dev *pci;
  78. int irq;
  79. unsigned long bar;
  80. void __iomem *iobase;
  81. ac97_t *ac97;
  82. ac97_bus_t *ac97_bus;
  83. snd_pcm_t *pcm;
  84. snd_info_entry_t *proc;
  85. snd_pcm_substream_t *psubs;
  86. snd_pcm_substream_t *csubs;
  87. /* playback register state */
  88. struct ad1889_register_state wave;
  89. struct ad1889_register_state ramc;
  90. spinlock_t lock;
  91. };
  92. static inline u16
  93. ad1889_readw(struct snd_ad1889 *chip, unsigned reg)
  94. {
  95. return readw(chip->iobase + reg);
  96. }
  97. static inline void
  98. ad1889_writew(struct snd_ad1889 *chip, unsigned reg, u16 val)
  99. {
  100. writew(val, chip->iobase + reg);
  101. }
  102. static inline u32
  103. ad1889_readl(struct snd_ad1889 *chip, unsigned reg)
  104. {
  105. return readl(chip->iobase + reg);
  106. }
  107. static inline void
  108. ad1889_writel(struct snd_ad1889 *chip, unsigned reg, u32 val)
  109. {
  110. writel(val, chip->iobase + reg);
  111. }
  112. static inline void
  113. ad1889_unmute(struct snd_ad1889 *chip)
  114. {
  115. u16 st;
  116. st = ad1889_readw(chip, AD_DS_WADA) &
  117. ~(AD_DS_WADA_RWAM | AD_DS_WADA_LWAM);
  118. ad1889_writew(chip, AD_DS_WADA, st);
  119. ad1889_readw(chip, AD_DS_WADA);
  120. }
  121. static inline void
  122. ad1889_mute(struct snd_ad1889 *chip)
  123. {
  124. u16 st;
  125. st = ad1889_readw(chip, AD_DS_WADA) | AD_DS_WADA_RWAM | AD_DS_WADA_LWAM;
  126. ad1889_writew(chip, AD_DS_WADA, st);
  127. ad1889_readw(chip, AD_DS_WADA);
  128. }
  129. static inline void
  130. ad1889_load_adc_buffer_address(struct snd_ad1889 *chip, u32 address)
  131. {
  132. ad1889_writel(chip, AD_DMA_ADCBA, address);
  133. ad1889_writel(chip, AD_DMA_ADCCA, address);
  134. }
  135. static inline void
  136. ad1889_load_adc_buffer_count(struct snd_ad1889 *chip, u32 count)
  137. {
  138. ad1889_writel(chip, AD_DMA_ADCBC, count);
  139. ad1889_writel(chip, AD_DMA_ADCCC, count);
  140. }
  141. static inline void
  142. ad1889_load_adc_interrupt_count(struct snd_ad1889 *chip, u32 count)
  143. {
  144. ad1889_writel(chip, AD_DMA_ADCIB, count);
  145. ad1889_writel(chip, AD_DMA_ADCIC, count);
  146. }
  147. static inline void
  148. ad1889_load_wave_buffer_address(struct snd_ad1889 *chip, u32 address)
  149. {
  150. ad1889_writel(chip, AD_DMA_WAVBA, address);
  151. ad1889_writel(chip, AD_DMA_WAVCA, address);
  152. }
  153. static inline void
  154. ad1889_load_wave_buffer_count(struct snd_ad1889 *chip, u32 count)
  155. {
  156. ad1889_writel(chip, AD_DMA_WAVBC, count);
  157. ad1889_writel(chip, AD_DMA_WAVCC, count);
  158. }
  159. static inline void
  160. ad1889_load_wave_interrupt_count(struct snd_ad1889 *chip, u32 count)
  161. {
  162. ad1889_writel(chip, AD_DMA_WAVIB, count);
  163. ad1889_writel(chip, AD_DMA_WAVIC, count);
  164. }
  165. static void
  166. ad1889_channel_reset(struct snd_ad1889 *chip, unsigned int channel)
  167. {
  168. u16 reg;
  169. if (channel & AD_CHAN_WAV) {
  170. /* Disable wave channel */
  171. reg = ad1889_readw(chip, AD_DS_WSMC) & ~AD_DS_WSMC_WAEN;
  172. ad1889_writew(chip, AD_DS_WSMC, reg);
  173. chip->wave.reg = reg;
  174. /* disable IRQs */
  175. reg = ad1889_readw(chip, AD_DMA_WAV);
  176. reg &= AD_DMA_IM_DIS;
  177. reg &= ~AD_DMA_LOOP;
  178. ad1889_writew(chip, AD_DMA_WAV, reg);
  179. /* clear IRQ and address counters and pointers */
  180. ad1889_load_wave_buffer_address(chip, 0x0);
  181. ad1889_load_wave_buffer_count(chip, 0x0);
  182. ad1889_load_wave_interrupt_count(chip, 0x0);
  183. /* flush */
  184. ad1889_readw(chip, AD_DMA_WAV);
  185. }
  186. if (channel & AD_CHAN_ADC) {
  187. /* Disable ADC channel */
  188. reg = ad1889_readw(chip, AD_DS_RAMC) & ~AD_DS_RAMC_ADEN;
  189. ad1889_writew(chip, AD_DS_RAMC, reg);
  190. chip->ramc.reg = reg;
  191. reg = ad1889_readw(chip, AD_DMA_ADC);
  192. reg &= AD_DMA_IM_DIS;
  193. reg &= ~AD_DMA_LOOP;
  194. ad1889_writew(chip, AD_DMA_ADC, reg);
  195. ad1889_load_adc_buffer_address(chip, 0x0);
  196. ad1889_load_adc_buffer_count(chip, 0x0);
  197. ad1889_load_adc_interrupt_count(chip, 0x0);
  198. /* flush */
  199. ad1889_readw(chip, AD_DMA_ADC);
  200. }
  201. }
  202. static inline u16
  203. snd_ad1889_ac97_read(ac97_t *ac97, unsigned short reg)
  204. {
  205. struct snd_ad1889 *chip = ac97->private_data;
  206. return ad1889_readw(chip, AD_AC97_BASE + reg);
  207. }
  208. static inline void
  209. snd_ad1889_ac97_write(ac97_t *ac97, unsigned short reg, unsigned short val)
  210. {
  211. struct snd_ad1889 *chip = ac97->private_data;
  212. ad1889_writew(chip, AD_AC97_BASE + reg, val);
  213. }
  214. static int
  215. snd_ad1889_ac97_ready(struct snd_ad1889 *chip)
  216. {
  217. int retry = 400; /* average needs 352 msec */
  218. while (!(ad1889_readw(chip, AD_AC97_ACIC) & AD_AC97_ACIC_ACRDY)
  219. && --retry)
  220. mdelay(1);
  221. if (!retry) {
  222. snd_printk(KERN_ERR PFX "[%s] Link is not ready.\n",
  223. __FUNCTION__);
  224. return -EIO;
  225. }
  226. ad1889_debug("[%s] ready after %d ms\n", __FUNCTION__, 400 - retry);
  227. return 0;
  228. }
  229. static int
  230. snd_ad1889_hw_params(snd_pcm_substream_t *substream,
  231. snd_pcm_hw_params_t *hw_params)
  232. {
  233. return snd_pcm_lib_malloc_pages(substream,
  234. params_buffer_bytes(hw_params));
  235. }
  236. static int
  237. snd_ad1889_hw_free(snd_pcm_substream_t *substream)
  238. {
  239. return snd_pcm_lib_free_pages(substream);
  240. }
  241. static snd_pcm_hardware_t snd_ad1889_playback_hw = {
  242. .info = SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
  243. SNDRV_PCM_INFO_MMAP_VALID | SNDRV_PCM_INFO_BLOCK_TRANSFER,
  244. .formats = SNDRV_PCM_FMTBIT_S16_LE,
  245. .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
  246. .rate_min = 8000, /* docs say 7000, but we're lazy */
  247. .rate_max = 48000,
  248. .channels_min = 1,
  249. .channels_max = 2,
  250. .buffer_bytes_max = BUFFER_BYTES_MAX,
  251. .period_bytes_min = PERIOD_BYTES_MIN,
  252. .period_bytes_max = PERIOD_BYTES_MAX,
  253. .periods_min = PERIODS_MIN,
  254. .periods_max = PERIODS_MAX,
  255. /*.fifo_size = 0,*/
  256. };
  257. static snd_pcm_hardware_t snd_ad1889_capture_hw = {
  258. .info = SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
  259. SNDRV_PCM_INFO_MMAP_VALID | SNDRV_PCM_INFO_BLOCK_TRANSFER,
  260. .formats = SNDRV_PCM_FMTBIT_S16_LE,
  261. .rates = SNDRV_PCM_RATE_48000,
  262. .rate_min = 48000, /* docs say we could to VSR, but we're lazy */
  263. .rate_max = 48000,
  264. .channels_min = 1,
  265. .channels_max = 2,
  266. .buffer_bytes_max = BUFFER_BYTES_MAX,
  267. .period_bytes_min = PERIOD_BYTES_MIN,
  268. .period_bytes_max = PERIOD_BYTES_MAX,
  269. .periods_min = PERIODS_MIN,
  270. .periods_max = PERIODS_MAX,
  271. /*.fifo_size = 0,*/
  272. };
  273. static int
  274. snd_ad1889_playback_open(snd_pcm_substream_t *ss)
  275. {
  276. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  277. snd_pcm_runtime_t *rt = ss->runtime;
  278. chip->psubs = ss;
  279. rt->hw = snd_ad1889_playback_hw;
  280. return 0;
  281. }
  282. static int
  283. snd_ad1889_capture_open(snd_pcm_substream_t *ss)
  284. {
  285. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  286. snd_pcm_runtime_t *rt = ss->runtime;
  287. chip->csubs = ss;
  288. rt->hw = snd_ad1889_capture_hw;
  289. return 0;
  290. }
  291. static int
  292. snd_ad1889_playback_close(snd_pcm_substream_t *ss)
  293. {
  294. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  295. chip->psubs = NULL;
  296. return 0;
  297. }
  298. static int
  299. snd_ad1889_capture_close(snd_pcm_substream_t *ss)
  300. {
  301. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  302. chip->csubs = NULL;
  303. return 0;
  304. }
  305. static int
  306. snd_ad1889_playback_prepare(snd_pcm_substream_t *ss)
  307. {
  308. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  309. snd_pcm_runtime_t *rt = ss->runtime;
  310. unsigned int size = snd_pcm_lib_buffer_bytes(ss);
  311. unsigned int count = snd_pcm_lib_period_bytes(ss);
  312. u16 reg;
  313. ad1889_channel_reset(chip, AD_CHAN_WAV);
  314. reg = ad1889_readw(chip, AD_DS_WSMC);
  315. /* Mask out 16-bit / Stereo */
  316. reg &= ~(AD_DS_WSMC_WA16 | AD_DS_WSMC_WAST);
  317. if (snd_pcm_format_width(rt->format) == 16)
  318. reg |= AD_DS_WSMC_WA16;
  319. if (rt->channels > 1)
  320. reg |= AD_DS_WSMC_WAST;
  321. /* let's make sure we don't clobber ourselves */
  322. spin_lock_irq(&chip->lock);
  323. chip->wave.size = size;
  324. chip->wave.reg = reg;
  325. chip->wave.addr = rt->dma_addr;
  326. ad1889_writew(chip, AD_DS_WSMC, chip->wave.reg);
  327. /* Set sample rates on the codec */
  328. ad1889_writew(chip, AD_DS_WAS, rt->rate);
  329. /* Set up DMA */
  330. ad1889_load_wave_buffer_address(chip, chip->wave.addr);
  331. ad1889_load_wave_buffer_count(chip, size);
  332. ad1889_load_wave_interrupt_count(chip, count);
  333. /* writes flush */
  334. ad1889_readw(chip, AD_DS_WSMC);
  335. spin_unlock_irq(&chip->lock);
  336. ad1889_debug("prepare playback: addr = 0x%x, count = %u, "
  337. "size = %u, reg = 0x%x, rate = %u\n", chip->wave.addr,
  338. count, size, reg, rt->rate);
  339. return 0;
  340. }
  341. static int
  342. snd_ad1889_capture_prepare(snd_pcm_substream_t *ss)
  343. {
  344. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  345. snd_pcm_runtime_t *rt = ss->runtime;
  346. unsigned int size = snd_pcm_lib_buffer_bytes(ss);
  347. unsigned int count = snd_pcm_lib_period_bytes(ss);
  348. u16 reg;
  349. ad1889_channel_reset(chip, AD_CHAN_ADC);
  350. reg = ad1889_readw(chip, AD_DS_RAMC);
  351. /* Mask out 16-bit / Stereo */
  352. reg &= ~(AD_DS_RAMC_AD16 | AD_DS_RAMC_ADST);
  353. if (snd_pcm_format_width(rt->format) == 16)
  354. reg |= AD_DS_RAMC_AD16;
  355. if (rt->channels > 1)
  356. reg |= AD_DS_RAMC_ADST;
  357. /* let's make sure we don't clobber ourselves */
  358. spin_lock_irq(&chip->lock);
  359. chip->ramc.size = size;
  360. chip->ramc.reg = reg;
  361. chip->ramc.addr = rt->dma_addr;
  362. ad1889_writew(chip, AD_DS_RAMC, chip->ramc.reg);
  363. /* Set up DMA */
  364. ad1889_load_adc_buffer_address(chip, chip->ramc.addr);
  365. ad1889_load_adc_buffer_count(chip, size);
  366. ad1889_load_adc_interrupt_count(chip, count);
  367. /* writes flush */
  368. ad1889_readw(chip, AD_DS_RAMC);
  369. spin_unlock_irq(&chip->lock);
  370. ad1889_debug("prepare capture: addr = 0x%x, count = %u, "
  371. "size = %u, reg = 0x%x, rate = %u\n", chip->ramc.addr,
  372. count, size, reg, rt->rate);
  373. return 0;
  374. }
  375. /* this is called in atomic context with IRQ disabled.
  376. Must be as fast as possible and not sleep.
  377. DMA should be *triggered* by this call.
  378. The WSMC "WAEN" bit triggers DMA Wave On/Off */
  379. static int
  380. snd_ad1889_playback_trigger(snd_pcm_substream_t *ss, int cmd)
  381. {
  382. u16 wsmc;
  383. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  384. wsmc = ad1889_readw(chip, AD_DS_WSMC);
  385. switch (cmd) {
  386. case SNDRV_PCM_TRIGGER_START:
  387. /* enable DMA loop & interrupts */
  388. ad1889_writew(chip, AD_DMA_WAV, AD_DMA_LOOP | AD_DMA_IM_CNT);
  389. wsmc |= AD_DS_WSMC_WAEN;
  390. /* 1 to clear CHSS bit */
  391. ad1889_writel(chip, AD_DMA_CHSS, AD_DMA_CHSS_WAVS);
  392. ad1889_unmute(chip);
  393. break;
  394. case SNDRV_PCM_TRIGGER_STOP:
  395. ad1889_mute(chip);
  396. wsmc &= ~AD_DS_WSMC_WAEN;
  397. break;
  398. default:
  399. snd_BUG();
  400. return -EINVAL;
  401. }
  402. chip->wave.reg = wsmc;
  403. ad1889_writew(chip, AD_DS_WSMC, wsmc);
  404. ad1889_readw(chip, AD_DS_WSMC); /* flush */
  405. /* reset the chip when STOP - will disable IRQs */
  406. if (cmd == SNDRV_PCM_TRIGGER_STOP)
  407. ad1889_channel_reset(chip, AD_CHAN_WAV);
  408. return 0;
  409. }
  410. /* this is called in atomic context with IRQ disabled.
  411. Must be as fast as possible and not sleep.
  412. DMA should be *triggered* by this call.
  413. The RAMC "ADEN" bit triggers DMA ADC On/Off */
  414. static int
  415. snd_ad1889_capture_trigger(snd_pcm_substream_t *ss, int cmd)
  416. {
  417. u16 ramc;
  418. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  419. ramc = ad1889_readw(chip, AD_DS_RAMC);
  420. switch (cmd) {
  421. case SNDRV_PCM_TRIGGER_START:
  422. /* enable DMA loop & interrupts */
  423. ad1889_writew(chip, AD_DMA_ADC, AD_DMA_LOOP | AD_DMA_IM_CNT);
  424. ramc |= AD_DS_RAMC_ADEN;
  425. /* 1 to clear CHSS bit */
  426. ad1889_writel(chip, AD_DMA_CHSS, AD_DMA_CHSS_ADCS);
  427. break;
  428. case SNDRV_PCM_TRIGGER_STOP:
  429. ramc &= ~AD_DS_RAMC_ADEN;
  430. break;
  431. default:
  432. return -EINVAL;
  433. }
  434. chip->ramc.reg = ramc;
  435. ad1889_writew(chip, AD_DS_RAMC, ramc);
  436. ad1889_readw(chip, AD_DS_RAMC); /* flush */
  437. /* reset the chip when STOP - will disable IRQs */
  438. if (cmd == SNDRV_PCM_TRIGGER_STOP)
  439. ad1889_channel_reset(chip, AD_CHAN_ADC);
  440. return 0;
  441. }
  442. /* Called in atomic context with IRQ disabled */
  443. static snd_pcm_uframes_t
  444. snd_ad1889_playback_pointer(snd_pcm_substream_t *ss)
  445. {
  446. size_t ptr = 0;
  447. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  448. if (unlikely(!(chip->wave.reg & AD_DS_WSMC_WAEN)))
  449. return 0;
  450. ptr = ad1889_readl(chip, AD_DMA_WAVCA);
  451. ptr -= chip->wave.addr;
  452. snd_assert((ptr >= 0) && (ptr < chip->wave.size), return 0);
  453. return bytes_to_frames(ss->runtime, ptr);
  454. }
  455. /* Called in atomic context with IRQ disabled */
  456. static snd_pcm_uframes_t
  457. snd_ad1889_capture_pointer(snd_pcm_substream_t *ss)
  458. {
  459. size_t ptr = 0;
  460. struct snd_ad1889 *chip = snd_pcm_substream_chip(ss);
  461. if (unlikely(!(chip->ramc.reg & AD_DS_RAMC_ADEN)))
  462. return 0;
  463. ptr = ad1889_readl(chip, AD_DMA_ADCCA);
  464. ptr -= chip->ramc.addr;
  465. snd_assert((ptr >= 0) && (ptr < chip->ramc.size), return 0);
  466. return bytes_to_frames(ss->runtime, ptr);
  467. }
  468. static snd_pcm_ops_t snd_ad1889_playback_ops = {
  469. .open = snd_ad1889_playback_open,
  470. .close = snd_ad1889_playback_close,
  471. .ioctl = snd_pcm_lib_ioctl,
  472. .hw_params = snd_ad1889_hw_params,
  473. .hw_free = snd_ad1889_hw_free,
  474. .prepare = snd_ad1889_playback_prepare,
  475. .trigger = snd_ad1889_playback_trigger,
  476. .pointer = snd_ad1889_playback_pointer,
  477. };
  478. static snd_pcm_ops_t snd_ad1889_capture_ops = {
  479. .open = snd_ad1889_capture_open,
  480. .close = snd_ad1889_capture_close,
  481. .ioctl = snd_pcm_lib_ioctl,
  482. .hw_params = snd_ad1889_hw_params,
  483. .hw_free = snd_ad1889_hw_free,
  484. .prepare = snd_ad1889_capture_prepare,
  485. .trigger = snd_ad1889_capture_trigger,
  486. .pointer = snd_ad1889_capture_pointer,
  487. };
  488. static irqreturn_t
  489. snd_ad1889_interrupt(int irq,
  490. void *dev_id,
  491. struct pt_regs *regs)
  492. {
  493. unsigned long st;
  494. struct snd_ad1889 *chip = dev_id;
  495. st = ad1889_readl(chip, AD_DMA_DISR);
  496. /* clear ISR */
  497. ad1889_writel(chip, AD_DMA_DISR, st);
  498. st &= AD_INTR_MASK;
  499. if (unlikely(!st))
  500. return IRQ_NONE;
  501. if (st & (AD_DMA_DISR_PMAI|AD_DMA_DISR_PTAI))
  502. ad1889_debug("Unexpected master or target abort interrupt!\n");
  503. if ((st & AD_DMA_DISR_WAVI) && chip->psubs)
  504. snd_pcm_period_elapsed(chip->psubs);
  505. if ((st & AD_DMA_DISR_ADCI) && chip->csubs)
  506. snd_pcm_period_elapsed(chip->csubs);
  507. return IRQ_HANDLED;
  508. }
  509. static void
  510. snd_ad1889_pcm_free(snd_pcm_t *pcm)
  511. {
  512. struct snd_ad1889 *chip = pcm->private_data;
  513. chip->pcm = NULL;
  514. snd_pcm_lib_preallocate_free_for_all(pcm);
  515. }
  516. static int __devinit
  517. snd_ad1889_pcm_init(struct snd_ad1889 *chip, int device, snd_pcm_t **rpcm)
  518. {
  519. int err;
  520. snd_pcm_t *pcm;
  521. if (rpcm)
  522. *rpcm = NULL;
  523. err = snd_pcm_new(chip->card, chip->card->driver, device, 1, 1, &pcm);
  524. if (err < 0)
  525. return err;
  526. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK,
  527. &snd_ad1889_playback_ops);
  528. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE,
  529. &snd_ad1889_capture_ops);
  530. pcm->private_data = chip;
  531. pcm->private_free = snd_ad1889_pcm_free;
  532. pcm->info_flags = 0;
  533. strcpy(pcm->name, chip->card->shortname);
  534. chip->pcm = pcm;
  535. chip->psubs = NULL;
  536. chip->csubs = NULL;
  537. err = snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
  538. snd_dma_pci_data(chip->pci),
  539. BUFFER_BYTES_MAX / 2,
  540. BUFFER_BYTES_MAX);
  541. if (err < 0) {
  542. snd_printk(KERN_ERR PFX "buffer allocation error: %d\n", err);
  543. return err;
  544. }
  545. if (rpcm)
  546. *rpcm = pcm;
  547. return 0;
  548. }
  549. static void
  550. snd_ad1889_proc_read(snd_info_entry_t *entry, snd_info_buffer_t *buffer)
  551. {
  552. struct snd_ad1889 *chip = entry->private_data;
  553. u16 reg;
  554. int tmp;
  555. reg = ad1889_readw(chip, AD_DS_WSMC);
  556. snd_iprintf(buffer, "Wave output: %s\n",
  557. (reg & AD_DS_WSMC_WAEN) ? "enabled" : "disabled");
  558. snd_iprintf(buffer, "Wave Channels: %s\n",
  559. (reg & AD_DS_WSMC_WAST) ? "stereo" : "mono");
  560. snd_iprintf(buffer, "Wave Quality: %d-bit linear\n",
  561. (reg & AD_DS_WSMC_WA16) ? 16 : 8);
  562. /* WARQ is at offset 12 */
  563. tmp = (reg & AD_DS_WSMC_WARQ) ?
  564. (((reg & AD_DS_WSMC_WARQ >> 12) & 0x01) ? 12 : 18) : 4;
  565. tmp /= (reg & AD_DS_WSMC_WAST) ? 2 : 1;
  566. snd_iprintf(buffer, "Wave FIFO: %d %s words\n\n", tmp,
  567. (reg & AD_DS_WSMC_WAST) ? "stereo" : "mono");
  568. snd_iprintf(buffer, "Synthesis output: %s\n",
  569. reg & AD_DS_WSMC_SYEN ? "enabled" : "disabled");
  570. /* SYRQ is at offset 4 */
  571. tmp = (reg & AD_DS_WSMC_SYRQ) ?
  572. (((reg & AD_DS_WSMC_SYRQ >> 4) & 0x01) ? 12 : 18) : 4;
  573. tmp /= (reg & AD_DS_WSMC_WAST) ? 2 : 1;
  574. snd_iprintf(buffer, "Synthesis FIFO: %d %s words\n\n", tmp,
  575. (reg & AD_DS_WSMC_WAST) ? "stereo" : "mono");
  576. reg = ad1889_readw(chip, AD_DS_RAMC);
  577. snd_iprintf(buffer, "ADC input: %s\n",
  578. (reg & AD_DS_RAMC_ADEN) ? "enabled" : "disabled");
  579. snd_iprintf(buffer, "ADC Channels: %s\n",
  580. (reg & AD_DS_RAMC_ADST) ? "stereo" : "mono");
  581. snd_iprintf(buffer, "ADC Quality: %d-bit linear\n",
  582. (reg & AD_DS_RAMC_AD16) ? 16 : 8);
  583. /* ACRQ is at offset 4 */
  584. tmp = (reg & AD_DS_RAMC_ACRQ) ?
  585. (((reg & AD_DS_RAMC_ACRQ >> 4) & 0x01) ? 12 : 18) : 4;
  586. tmp /= (reg & AD_DS_RAMC_ADST) ? 2 : 1;
  587. snd_iprintf(buffer, "ADC FIFO: %d %s words\n\n", tmp,
  588. (reg & AD_DS_RAMC_ADST) ? "stereo" : "mono");
  589. snd_iprintf(buffer, "Resampler input: %s\n",
  590. reg & AD_DS_RAMC_REEN ? "enabled" : "disabled");
  591. /* RERQ is at offset 12 */
  592. tmp = (reg & AD_DS_RAMC_RERQ) ?
  593. (((reg & AD_DS_RAMC_RERQ >> 12) & 0x01) ? 12 : 18) : 4;
  594. tmp /= (reg & AD_DS_RAMC_ADST) ? 2 : 1;
  595. snd_iprintf(buffer, "Resampler FIFO: %d %s words\n\n", tmp,
  596. (reg & AD_DS_WSMC_WAST) ? "stereo" : "mono");
  597. /* doc says LSB represents -1.5dB, but the max value (-94.5dB)
  598. suggests that LSB is -3dB, which is more coherent with the logarithmic
  599. nature of the dB scale */
  600. reg = ad1889_readw(chip, AD_DS_WADA);
  601. snd_iprintf(buffer, "Left: %s, -%d dB\n",
  602. (reg & AD_DS_WADA_LWAM) ? "mute" : "unmute",
  603. ((reg & AD_DS_WADA_LWAA) >> 8) * 3);
  604. reg = ad1889_readw(chip, AD_DS_WADA);
  605. snd_iprintf(buffer, "Right: %s, -%d dB\n",
  606. (reg & AD_DS_WADA_RWAM) ? "mute" : "unmute",
  607. ((reg & AD_DS_WADA_RWAA) >> 8) * 3);
  608. reg = ad1889_readw(chip, AD_DS_WAS);
  609. snd_iprintf(buffer, "Wave samplerate: %u Hz\n", reg);
  610. reg = ad1889_readw(chip, AD_DS_RES);
  611. snd_iprintf(buffer, "Resampler samplerate: %u Hz\n", reg);
  612. }
  613. static void __devinit
  614. snd_ad1889_proc_init(struct snd_ad1889 *chip)
  615. {
  616. snd_info_entry_t *entry;
  617. if (!snd_card_proc_new(chip->card, chip->card->driver, &entry))
  618. snd_info_set_text_ops(entry, chip, 1024, snd_ad1889_proc_read);
  619. }
  620. static struct ac97_quirk ac97_quirks[] = {
  621. {
  622. .subvendor = 0x11d4, /* AD */
  623. .subdevice = 0x1889, /* AD1889 */
  624. .codec_id = AC97_ID_AD1819,
  625. .name = "AD1889",
  626. .type = AC97_TUNE_HP_ONLY
  627. },
  628. { } /* terminator */
  629. };
  630. static void __devinit
  631. snd_ad1889_ac97_xinit(struct snd_ad1889 *chip)
  632. {
  633. u16 reg;
  634. reg = ad1889_readw(chip, AD_AC97_ACIC);
  635. reg |= AD_AC97_ACIC_ACRD; /* Reset Disable */
  636. ad1889_writew(chip, AD_AC97_ACIC, reg);
  637. ad1889_readw(chip, AD_AC97_ACIC); /* flush posted write */
  638. udelay(10);
  639. /* Interface Enable */
  640. reg |= AD_AC97_ACIC_ACIE;
  641. ad1889_writew(chip, AD_AC97_ACIC, reg);
  642. snd_ad1889_ac97_ready(chip);
  643. /* Audio Stream Output | Variable Sample Rate Mode */
  644. reg = ad1889_readw(chip, AD_AC97_ACIC);
  645. reg |= AD_AC97_ACIC_ASOE | AD_AC97_ACIC_VSRM;
  646. ad1889_writew(chip, AD_AC97_ACIC, reg);
  647. ad1889_readw(chip, AD_AC97_ACIC); /* flush posted write */
  648. }
  649. static void
  650. snd_ad1889_ac97_bus_free(ac97_bus_t *bus)
  651. {
  652. struct snd_ad1889 *chip = bus->private_data;
  653. chip->ac97_bus = NULL;
  654. }
  655. static void
  656. snd_ad1889_ac97_free(ac97_t *ac97)
  657. {
  658. struct snd_ad1889 *chip = ac97->private_data;
  659. chip->ac97 = NULL;
  660. }
  661. static int __devinit
  662. snd_ad1889_ac97_init(struct snd_ad1889 *chip, const char *quirk_override)
  663. {
  664. int err;
  665. ac97_template_t ac97;
  666. static ac97_bus_ops_t ops = {
  667. .write = snd_ad1889_ac97_write,
  668. .read = snd_ad1889_ac97_read,
  669. };
  670. /* doing that here, it works. */
  671. snd_ad1889_ac97_xinit(chip);
  672. err = snd_ac97_bus(chip->card, 0, &ops, chip, &chip->ac97_bus);
  673. if (err < 0)
  674. return err;
  675. chip->ac97_bus->private_free = snd_ad1889_ac97_bus_free;
  676. memset(&ac97, 0, sizeof(ac97));
  677. ac97.private_data = chip;
  678. ac97.private_free = snd_ad1889_ac97_free;
  679. ac97.pci = chip->pci;
  680. err = snd_ac97_mixer(chip->ac97_bus, &ac97, &chip->ac97);
  681. if (err < 0)
  682. return err;
  683. snd_ac97_tune_hardware(chip->ac97, ac97_quirks, quirk_override);
  684. return 0;
  685. }
  686. static int
  687. snd_ad1889_free(struct snd_ad1889 *chip)
  688. {
  689. if (chip->irq < 0)
  690. goto skip_hw;
  691. spin_lock_irq(&chip->lock);
  692. ad1889_mute(chip);
  693. /* Turn off interrupt on count and zero DMA registers */
  694. ad1889_channel_reset(chip, AD_CHAN_WAV | AD_CHAN_ADC);
  695. /* clear DISR. If we don't, we'd better jump off the Eiffel Tower */
  696. ad1889_writel(chip, AD_DMA_DISR, AD_DMA_DISR_PTAI | AD_DMA_DISR_PMAI);
  697. ad1889_readl(chip, AD_DMA_DISR); /* flush, dammit! */
  698. spin_unlock_irq(&chip->lock);
  699. synchronize_irq(chip->irq);
  700. if (chip->irq >= 0)
  701. free_irq(chip->irq, (void*)chip);
  702. skip_hw:
  703. if (chip->iobase)
  704. iounmap(chip->iobase);
  705. pci_release_regions(chip->pci);
  706. pci_disable_device(chip->pci);
  707. kfree(chip);
  708. return 0;
  709. }
  710. static inline int
  711. snd_ad1889_dev_free(snd_device_t *device)
  712. {
  713. struct snd_ad1889 *chip = device->device_data;
  714. return snd_ad1889_free(chip);
  715. }
  716. static int __devinit
  717. snd_ad1889_init(struct snd_ad1889 *chip)
  718. {
  719. ad1889_writew(chip, AD_DS_CCS, AD_DS_CCS_CLKEN); /* turn on clock */
  720. ad1889_readw(chip, AD_DS_CCS); /* flush posted write */
  721. mdelay(10);
  722. /* enable Master and Target abort interrupts */
  723. ad1889_writel(chip, AD_DMA_DISR, AD_DMA_DISR_PMAE | AD_DMA_DISR_PTAE);
  724. return 0;
  725. }
  726. static int __devinit
  727. snd_ad1889_create(snd_card_t *card,
  728. struct pci_dev *pci,
  729. struct snd_ad1889 **rchip)
  730. {
  731. int err;
  732. struct snd_ad1889 *chip;
  733. static snd_device_ops_t ops = {
  734. .dev_free = snd_ad1889_dev_free,
  735. };
  736. *rchip = NULL;
  737. if ((err = pci_enable_device(pci)) < 0)
  738. return err;
  739. /* check PCI availability (32bit DMA) */
  740. if (pci_set_dma_mask(pci, 0xffffffff) < 0 ||
  741. pci_set_consistent_dma_mask(pci, 0xffffffff) < 0) {
  742. printk(KERN_ERR PFX "error setting 32-bit DMA mask.\n");
  743. pci_disable_device(pci);
  744. return -ENXIO;
  745. }
  746. /* allocate chip specific data with zero-filled memory */
  747. if ((chip = kzalloc(sizeof(*chip), GFP_KERNEL)) == NULL) {
  748. pci_disable_device(pci);
  749. return -ENOMEM;
  750. }
  751. chip->card = card;
  752. card->private_data = chip;
  753. chip->pci = pci;
  754. chip->irq = -1;
  755. /* (1) PCI resource allocation */
  756. if ((err = pci_request_regions(pci, card->driver)) < 0)
  757. goto free_and_ret;
  758. chip->bar = pci_resource_start(pci, 0);
  759. chip->iobase = ioremap_nocache(chip->bar, pci_resource_len(pci, 0));
  760. if (chip->iobase == NULL) {
  761. printk(KERN_ERR PFX "unable to reserve region.\n");
  762. err = -EBUSY;
  763. goto free_and_ret;
  764. }
  765. pci_set_master(pci);
  766. spin_lock_init(&chip->lock); /* only now can we call ad1889_free */
  767. if (request_irq(pci->irq, snd_ad1889_interrupt,
  768. SA_INTERRUPT|SA_SHIRQ, card->driver, (void*)chip)) {
  769. printk(KERN_ERR PFX "cannot obtain IRQ %d\n", pci->irq);
  770. snd_ad1889_free(chip);
  771. return -EBUSY;
  772. }
  773. chip->irq = pci->irq;
  774. synchronize_irq(chip->irq);
  775. /* (2) initialization of the chip hardware */
  776. if ((err = snd_ad1889_init(chip)) < 0) {
  777. snd_ad1889_free(chip);
  778. return err;
  779. }
  780. if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
  781. snd_ad1889_free(chip);
  782. return err;
  783. }
  784. snd_card_set_dev(card, &pci->dev);
  785. *rchip = chip;
  786. return 0;
  787. free_and_ret:
  788. if (chip)
  789. kfree(chip);
  790. pci_disable_device(pci);
  791. return err;
  792. }
  793. static int __devinit
  794. snd_ad1889_probe(struct pci_dev *pci,
  795. const struct pci_device_id *pci_id)
  796. {
  797. int err;
  798. static int devno;
  799. snd_card_t *card;
  800. struct snd_ad1889 *chip;
  801. /* (1) */
  802. if (devno >= SNDRV_CARDS)
  803. return -ENODEV;
  804. if (!enable[devno]) {
  805. devno++;
  806. return -ENOENT;
  807. }
  808. /* (2) */
  809. card = snd_card_new(index[devno], id[devno], THIS_MODULE, 0);
  810. /* XXX REVISIT: we can probably allocate chip in this call */
  811. if (card == NULL)
  812. return -ENOMEM;
  813. strcpy(card->driver, "AD1889");
  814. strcpy(card->shortname, "Analog Devices AD1889");
  815. /* (3) */
  816. err = snd_ad1889_create(card, pci, &chip);
  817. if (err < 0)
  818. goto free_and_ret;
  819. /* (4) */
  820. sprintf(card->longname, "%s at 0x%lx irq %i",
  821. card->shortname, chip->bar, chip->irq);
  822. /* (5) */
  823. /* register AC97 mixer */
  824. err = snd_ad1889_ac97_init(chip, ac97_quirk[devno]);
  825. if (err < 0)
  826. goto free_and_ret;
  827. err = snd_ad1889_pcm_init(chip, 0, NULL);
  828. if (err < 0)
  829. goto free_and_ret;
  830. /* register proc interface */
  831. snd_ad1889_proc_init(chip);
  832. /* (6) */
  833. err = snd_card_register(card);
  834. if (err < 0)
  835. goto free_and_ret;
  836. /* (7) */
  837. pci_set_drvdata(pci, card);
  838. devno++;
  839. return 0;
  840. free_and_ret:
  841. snd_card_free(card);
  842. return err;
  843. }
  844. static void __devexit
  845. snd_ad1889_remove(struct pci_dev *pci)
  846. {
  847. snd_card_free(pci_get_drvdata(pci));
  848. pci_set_drvdata(pci, NULL);
  849. }
  850. static struct pci_device_id snd_ad1889_ids[] = {
  851. { PCI_DEVICE(PCI_VENDOR_ID_ANALOG_DEVICES, PCI_DEVICE_ID_AD1889JS) },
  852. { 0, },
  853. };
  854. MODULE_DEVICE_TABLE(pci, snd_ad1889_ids);
  855. static struct pci_driver ad1889_pci = {
  856. .name = "AD1889 Audio",
  857. .owner = THIS_MODULE,
  858. .id_table = snd_ad1889_ids,
  859. .probe = snd_ad1889_probe,
  860. .remove = __devexit_p(snd_ad1889_remove),
  861. };
  862. static int __init
  863. alsa_ad1889_init(void)
  864. {
  865. return pci_register_driver(&ad1889_pci);
  866. }
  867. static void __exit
  868. alsa_ad1889_fini(void)
  869. {
  870. pci_unregister_driver(&ad1889_pci);
  871. }
  872. module_init(alsa_ad1889_init);
  873. module_exit(alsa_ad1889_fini);