qeth_main.c 225 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555
  1. /*
  2. *
  3. * linux/drivers/s390/net/qeth_main.c ($Revision: 1.224 $)
  4. *
  5. * Linux on zSeries OSA Express and HiperSockets support
  6. *
  7. * Copyright 2000,2003 IBM Corporation
  8. *
  9. * Author(s): Original Code written by
  10. * Utz Bacher (utz.bacher@de.ibm.com)
  11. * Rewritten by
  12. * Frank Pavlic (pavlic@de.ibm.com) and
  13. * Thomas Spatzier <tspat@de.ibm.com>
  14. *
  15. * $Revision: 1.224 $ $Date: 2005/05/04 20:19:18 $
  16. *
  17. * This program is free software; you can redistribute it and/or modify
  18. * it under the terms of the GNU General Public License as published by
  19. * the Free Software Foundation; either version 2, or (at your option)
  20. * any later version.
  21. *
  22. * This program is distributed in the hope that it will be useful,
  23. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  24. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  25. * GNU General Public License for more details.
  26. *
  27. * You should have received a copy of the GNU General Public License
  28. * along with this program; if not, write to the Free Software
  29. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  30. */
  31. #include <linux/config.h>
  32. #include <linux/module.h>
  33. #include <linux/moduleparam.h>
  34. #include <linux/string.h>
  35. #include <linux/errno.h>
  36. #include <linux/mm.h>
  37. #include <linux/ip.h>
  38. #include <linux/inetdevice.h>
  39. #include <linux/netdevice.h>
  40. #include <linux/sched.h>
  41. #include <linux/workqueue.h>
  42. #include <linux/kernel.h>
  43. #include <linux/slab.h>
  44. #include <linux/interrupt.h>
  45. #include <linux/tcp.h>
  46. #include <linux/icmp.h>
  47. #include <linux/skbuff.h>
  48. #include <linux/in.h>
  49. #include <linux/igmp.h>
  50. #include <linux/init.h>
  51. #include <linux/reboot.h>
  52. #include <linux/mii.h>
  53. #include <linux/rcupdate.h>
  54. #include <linux/ethtool.h>
  55. #include <net/arp.h>
  56. #include <net/ip.h>
  57. #include <net/route.h>
  58. #include <asm/ebcdic.h>
  59. #include <asm/io.h>
  60. #include <asm/qeth.h>
  61. #include <asm/timex.h>
  62. #include <asm/semaphore.h>
  63. #include <asm/uaccess.h>
  64. #include "qeth.h"
  65. #include "qeth_mpc.h"
  66. #include "qeth_fs.h"
  67. #include "qeth_eddp.h"
  68. #include "qeth_tso.h"
  69. #define VERSION_QETH_C "$Revision: 1.224 $"
  70. static const char *version = "qeth S/390 OSA-Express driver";
  71. /**
  72. * Debug Facility Stuff
  73. */
  74. static debug_info_t *qeth_dbf_setup = NULL;
  75. static debug_info_t *qeth_dbf_data = NULL;
  76. static debug_info_t *qeth_dbf_misc = NULL;
  77. static debug_info_t *qeth_dbf_control = NULL;
  78. debug_info_t *qeth_dbf_trace = NULL;
  79. static debug_info_t *qeth_dbf_sense = NULL;
  80. static debug_info_t *qeth_dbf_qerr = NULL;
  81. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  82. /**
  83. * some more definitions and declarations
  84. */
  85. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  86. /* list of our cards */
  87. struct qeth_card_list_struct qeth_card_list;
  88. /*process list want to be notified*/
  89. spinlock_t qeth_notify_lock;
  90. struct list_head qeth_notify_list;
  91. static void qeth_send_control_data_cb(struct qeth_channel *,
  92. struct qeth_cmd_buffer *);
  93. /**
  94. * here we go with function implementation
  95. */
  96. static void
  97. qeth_init_qdio_info(struct qeth_card *card);
  98. static int
  99. qeth_init_qdio_queues(struct qeth_card *card);
  100. static int
  101. qeth_alloc_qdio_buffers(struct qeth_card *card);
  102. static void
  103. qeth_free_qdio_buffers(struct qeth_card *);
  104. static void
  105. qeth_clear_qdio_buffers(struct qeth_card *);
  106. static void
  107. qeth_clear_ip_list(struct qeth_card *, int, int);
  108. static void
  109. qeth_clear_ipacmd_list(struct qeth_card *);
  110. static int
  111. qeth_qdio_clear_card(struct qeth_card *, int);
  112. static void
  113. qeth_clear_working_pool_list(struct qeth_card *);
  114. static void
  115. qeth_clear_cmd_buffers(struct qeth_channel *);
  116. static int
  117. qeth_stop(struct net_device *);
  118. static void
  119. qeth_clear_ipato_list(struct qeth_card *);
  120. static int
  121. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  122. static void
  123. qeth_irq_tasklet(unsigned long);
  124. static int
  125. qeth_set_online(struct ccwgroup_device *);
  126. static int
  127. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  128. static struct qeth_ipaddr *
  129. qeth_get_addr_buffer(enum qeth_prot_versions);
  130. static void
  131. qeth_set_multicast_list(struct net_device *);
  132. static void
  133. qeth_notify_processes(void)
  134. {
  135. /*notify all registered processes */
  136. struct qeth_notify_list_struct *n_entry;
  137. QETH_DBF_TEXT(trace,3,"procnoti");
  138. spin_lock(&qeth_notify_lock);
  139. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  140. send_sig(n_entry->signum, n_entry->task, 1);
  141. }
  142. spin_unlock(&qeth_notify_lock);
  143. }
  144. int
  145. qeth_notifier_unregister(struct task_struct *p)
  146. {
  147. struct qeth_notify_list_struct *n_entry, *tmp;
  148. QETH_DBF_TEXT(trace, 2, "notunreg");
  149. spin_lock(&qeth_notify_lock);
  150. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  151. if (n_entry->task == p) {
  152. list_del(&n_entry->list);
  153. kfree(n_entry);
  154. goto out;
  155. }
  156. }
  157. out:
  158. spin_unlock(&qeth_notify_lock);
  159. return 0;
  160. }
  161. int
  162. qeth_notifier_register(struct task_struct *p, int signum)
  163. {
  164. struct qeth_notify_list_struct *n_entry;
  165. /*check first if entry already exists*/
  166. spin_lock(&qeth_notify_lock);
  167. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  168. if (n_entry->task == p) {
  169. n_entry->signum = signum;
  170. spin_unlock(&qeth_notify_lock);
  171. return 0;
  172. }
  173. }
  174. spin_unlock(&qeth_notify_lock);
  175. n_entry = (struct qeth_notify_list_struct *)
  176. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  177. if (!n_entry)
  178. return -ENOMEM;
  179. n_entry->task = p;
  180. n_entry->signum = signum;
  181. spin_lock(&qeth_notify_lock);
  182. list_add(&n_entry->list,&qeth_notify_list);
  183. spin_unlock(&qeth_notify_lock);
  184. return 0;
  185. }
  186. /**
  187. * free channel command buffers
  188. */
  189. static void
  190. qeth_clean_channel(struct qeth_channel *channel)
  191. {
  192. int cnt;
  193. QETH_DBF_TEXT(setup, 2, "freech");
  194. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  195. kfree(channel->iob[cnt].data);
  196. }
  197. /**
  198. * free card
  199. */
  200. static void
  201. qeth_free_card(struct qeth_card *card)
  202. {
  203. QETH_DBF_TEXT(setup, 2, "freecrd");
  204. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  205. qeth_clean_channel(&card->read);
  206. qeth_clean_channel(&card->write);
  207. if (card->dev)
  208. free_netdev(card->dev);
  209. qeth_clear_ip_list(card, 0, 0);
  210. qeth_clear_ipato_list(card);
  211. kfree(card->ip_tbd_list);
  212. qeth_free_qdio_buffers(card);
  213. kfree(card);
  214. }
  215. /**
  216. * alloc memory for command buffer per channel
  217. */
  218. static int
  219. qeth_setup_channel(struct qeth_channel *channel)
  220. {
  221. int cnt;
  222. QETH_DBF_TEXT(setup, 2, "setupch");
  223. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  224. channel->iob[cnt].data = (char *)
  225. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  226. if (channel->iob[cnt].data == NULL)
  227. break;
  228. channel->iob[cnt].state = BUF_STATE_FREE;
  229. channel->iob[cnt].channel = channel;
  230. channel->iob[cnt].callback = qeth_send_control_data_cb;
  231. channel->iob[cnt].rc = 0;
  232. }
  233. if (cnt < QETH_CMD_BUFFER_NO) {
  234. while (cnt-- > 0)
  235. kfree(channel->iob[cnt].data);
  236. return -ENOMEM;
  237. }
  238. channel->buf_no = 0;
  239. channel->io_buf_no = 0;
  240. atomic_set(&channel->irq_pending, 0);
  241. spin_lock_init(&channel->iob_lock);
  242. init_waitqueue_head(&channel->wait_q);
  243. channel->irq_tasklet.data = (unsigned long) channel;
  244. channel->irq_tasklet.func = qeth_irq_tasklet;
  245. return 0;
  246. }
  247. /**
  248. * alloc memory for card structure
  249. */
  250. static struct qeth_card *
  251. qeth_alloc_card(void)
  252. {
  253. struct qeth_card *card;
  254. QETH_DBF_TEXT(setup, 2, "alloccrd");
  255. card = (struct qeth_card *) kmalloc(sizeof(struct qeth_card),
  256. GFP_DMA|GFP_KERNEL);
  257. if (!card)
  258. return NULL;
  259. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  260. memset(card, 0, sizeof(struct qeth_card));
  261. if (qeth_setup_channel(&card->read)) {
  262. kfree(card);
  263. return NULL;
  264. }
  265. if (qeth_setup_channel(&card->write)) {
  266. qeth_clean_channel(&card->read);
  267. kfree(card);
  268. return NULL;
  269. }
  270. return card;
  271. }
  272. static long
  273. __qeth_check_irb_error(struct ccw_device *cdev, struct irb *irb)
  274. {
  275. if (!IS_ERR(irb))
  276. return 0;
  277. switch (PTR_ERR(irb)) {
  278. case -EIO:
  279. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  280. QETH_DBF_TEXT(trace, 2, "ckirberr");
  281. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  282. break;
  283. case -ETIMEDOUT:
  284. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  285. QETH_DBF_TEXT(trace, 2, "ckirberr");
  286. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  287. break;
  288. default:
  289. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  290. cdev->dev.bus_id);
  291. QETH_DBF_TEXT(trace, 2, "ckirberr");
  292. QETH_DBF_TEXT(trace, 2, " rc???");
  293. }
  294. return PTR_ERR(irb);
  295. }
  296. static int
  297. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  298. {
  299. int dstat,cstat;
  300. char *sense;
  301. sense = (char *) irb->ecw;
  302. cstat = irb->scsw.cstat;
  303. dstat = irb->scsw.dstat;
  304. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  305. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  306. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  307. QETH_DBF_TEXT(trace,2, "CGENCHK");
  308. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  309. cdev->dev.bus_id, dstat, cstat);
  310. HEXDUMP16(WARN, "irb: ", irb);
  311. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  312. return 1;
  313. }
  314. if (dstat & DEV_STAT_UNIT_CHECK) {
  315. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  316. SENSE_RESETTING_EVENT_FLAG) {
  317. QETH_DBF_TEXT(trace,2,"REVIND");
  318. return 1;
  319. }
  320. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  321. SENSE_COMMAND_REJECT_FLAG) {
  322. QETH_DBF_TEXT(trace,2,"CMDREJi");
  323. return 0;
  324. }
  325. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  326. QETH_DBF_TEXT(trace,2,"AFFE");
  327. return 1;
  328. }
  329. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  330. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  331. return 0;
  332. }
  333. QETH_DBF_TEXT(trace,2,"DGENCHK");
  334. return 1;
  335. }
  336. return 0;
  337. }
  338. static int qeth_issue_next_read(struct qeth_card *);
  339. /**
  340. * interrupt handler
  341. */
  342. static void
  343. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  344. {
  345. int rc;
  346. int cstat,dstat;
  347. struct qeth_cmd_buffer *buffer;
  348. struct qeth_channel *channel;
  349. struct qeth_card *card;
  350. QETH_DBF_TEXT(trace,5,"irq");
  351. if (__qeth_check_irb_error(cdev, irb))
  352. return;
  353. cstat = irb->scsw.cstat;
  354. dstat = irb->scsw.dstat;
  355. card = CARD_FROM_CDEV(cdev);
  356. if (!card)
  357. return;
  358. if (card->read.ccwdev == cdev){
  359. channel = &card->read;
  360. QETH_DBF_TEXT(trace,5,"read");
  361. } else if (card->write.ccwdev == cdev) {
  362. channel = &card->write;
  363. QETH_DBF_TEXT(trace,5,"write");
  364. } else {
  365. channel = &card->data;
  366. QETH_DBF_TEXT(trace,5,"data");
  367. }
  368. atomic_set(&channel->irq_pending, 0);
  369. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  370. channel->state = CH_STATE_STOPPED;
  371. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  372. channel->state = CH_STATE_HALTED;
  373. /*let's wake up immediately on data channel*/
  374. if ((channel == &card->data) && (intparm != 0))
  375. goto out;
  376. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  377. QETH_DBF_TEXT(trace, 6, "clrchpar");
  378. /* we don't have to handle this further */
  379. intparm = 0;
  380. }
  381. if (intparm == QETH_HALT_CHANNEL_PARM) {
  382. QETH_DBF_TEXT(trace, 6, "hltchpar");
  383. /* we don't have to handle this further */
  384. intparm = 0;
  385. }
  386. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  387. (dstat & DEV_STAT_UNIT_CHECK) ||
  388. (cstat)) {
  389. if (irb->esw.esw0.erw.cons) {
  390. /* TODO: we should make this s390dbf */
  391. PRINT_WARN("sense data available on channel %s.\n",
  392. CHANNEL_ID(channel));
  393. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  394. HEXDUMP16(WARN,"irb: ",irb);
  395. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  396. }
  397. rc = qeth_get_problem(cdev,irb);
  398. if (rc) {
  399. qeth_schedule_recovery(card);
  400. goto out;
  401. }
  402. }
  403. if (intparm) {
  404. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  405. buffer->state = BUF_STATE_PROCESSED;
  406. }
  407. if (channel == &card->data)
  408. return;
  409. if (channel == &card->read &&
  410. channel->state == CH_STATE_UP)
  411. qeth_issue_next_read(card);
  412. tasklet_schedule(&channel->irq_tasklet);
  413. return;
  414. out:
  415. wake_up(&card->wait_q);
  416. }
  417. /**
  418. * tasklet function scheduled from irq handler
  419. */
  420. static void
  421. qeth_irq_tasklet(unsigned long data)
  422. {
  423. struct qeth_card *card;
  424. struct qeth_channel *channel;
  425. struct qeth_cmd_buffer *iob;
  426. __u8 index;
  427. QETH_DBF_TEXT(trace,5,"irqtlet");
  428. channel = (struct qeth_channel *) data;
  429. iob = channel->iob;
  430. index = channel->buf_no;
  431. card = CARD_FROM_CDEV(channel->ccwdev);
  432. while (iob[index].state == BUF_STATE_PROCESSED) {
  433. if (iob[index].callback !=NULL) {
  434. iob[index].callback(channel,iob + index);
  435. }
  436. index = (index + 1) % QETH_CMD_BUFFER_NO;
  437. }
  438. channel->buf_no = index;
  439. wake_up(&card->wait_q);
  440. }
  441. static int qeth_stop_card(struct qeth_card *, int);
  442. static int
  443. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  444. {
  445. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  446. int rc = 0, rc2 = 0, rc3 = 0;
  447. enum qeth_card_states recover_flag;
  448. QETH_DBF_TEXT(setup, 3, "setoffl");
  449. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  450. recover_flag = card->state;
  451. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  452. PRINT_WARN("Stopping card %s interrupted by user!\n",
  453. CARD_BUS_ID(card));
  454. return -ERESTARTSYS;
  455. }
  456. rc = ccw_device_set_offline(CARD_DDEV(card));
  457. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  458. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  459. if (!rc)
  460. rc = (rc2) ? rc2 : rc3;
  461. if (rc)
  462. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  463. if (recover_flag == CARD_STATE_UP)
  464. card->state = CARD_STATE_RECOVER;
  465. qeth_notify_processes();
  466. return 0;
  467. }
  468. static int
  469. qeth_set_offline(struct ccwgroup_device *cgdev)
  470. {
  471. return __qeth_set_offline(cgdev, 0);
  472. }
  473. static int
  474. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads);
  475. static void
  476. qeth_remove_device(struct ccwgroup_device *cgdev)
  477. {
  478. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  479. unsigned long flags;
  480. QETH_DBF_TEXT(setup, 3, "rmdev");
  481. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  482. if (!card)
  483. return;
  484. if (qeth_wait_for_threads(card, 0xffffffff))
  485. return;
  486. if (cgdev->state == CCWGROUP_ONLINE){
  487. card->use_hard_stop = 1;
  488. qeth_set_offline(cgdev);
  489. }
  490. /* remove form our internal list */
  491. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  492. list_del(&card->list);
  493. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  494. if (card->dev)
  495. unregister_netdev(card->dev);
  496. qeth_remove_device_attributes(&cgdev->dev);
  497. qeth_free_card(card);
  498. cgdev->dev.driver_data = NULL;
  499. put_device(&cgdev->dev);
  500. }
  501. static int
  502. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  503. static int
  504. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  505. /**
  506. * Add/remove address to/from card's ip list, i.e. try to add or remove
  507. * reference to/from an IP address that is already registered on the card.
  508. * Returns:
  509. * 0 address was on card and its reference count has been adjusted,
  510. * but is still > 0, so nothing has to be done
  511. * also returns 0 if card was not on card and the todo was to delete
  512. * the address -> there is also nothing to be done
  513. * 1 address was not on card and the todo is to add it to the card's ip
  514. * list
  515. * -1 address was on card and its reference count has been decremented
  516. * to <= 0 by the todo -> address must be removed from card
  517. */
  518. static int
  519. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  520. struct qeth_ipaddr **__addr)
  521. {
  522. struct qeth_ipaddr *addr;
  523. int found = 0;
  524. list_for_each_entry(addr, &card->ip_list, entry) {
  525. if ((addr->proto == QETH_PROT_IPV4) &&
  526. (todo->proto == QETH_PROT_IPV4) &&
  527. (addr->type == todo->type) &&
  528. (addr->u.a4.addr == todo->u.a4.addr) &&
  529. (addr->u.a4.mask == todo->u.a4.mask) ){
  530. found = 1;
  531. break;
  532. }
  533. if ((addr->proto == QETH_PROT_IPV6) &&
  534. (todo->proto == QETH_PROT_IPV6) &&
  535. (addr->type == todo->type) &&
  536. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  537. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  538. sizeof(struct in6_addr)) == 0)) {
  539. found = 1;
  540. break;
  541. }
  542. }
  543. if (found){
  544. addr->users += todo->users;
  545. if (addr->users <= 0){
  546. *__addr = addr;
  547. return -1;
  548. } else {
  549. /* for VIPA and RXIP limit refcount to 1 */
  550. if (addr->type != QETH_IP_TYPE_NORMAL)
  551. addr->users = 1;
  552. return 0;
  553. }
  554. }
  555. if (todo->users > 0){
  556. /* for VIPA and RXIP limit refcount to 1 */
  557. if (todo->type != QETH_IP_TYPE_NORMAL)
  558. todo->users = 1;
  559. return 1;
  560. } else
  561. return 0;
  562. }
  563. static inline int
  564. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  565. int same_type)
  566. {
  567. struct qeth_ipaddr *tmp;
  568. list_for_each_entry(tmp, list, entry) {
  569. if ((tmp->proto == QETH_PROT_IPV4) &&
  570. (addr->proto == QETH_PROT_IPV4) &&
  571. ((same_type && (tmp->type == addr->type)) ||
  572. (!same_type && (tmp->type != addr->type)) ) &&
  573. (tmp->u.a4.addr == addr->u.a4.addr) ){
  574. return 1;
  575. }
  576. if ((tmp->proto == QETH_PROT_IPV6) &&
  577. (addr->proto == QETH_PROT_IPV6) &&
  578. ((same_type && (tmp->type == addr->type)) ||
  579. (!same_type && (tmp->type != addr->type)) ) &&
  580. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  581. sizeof(struct in6_addr)) == 0) ) {
  582. return 1;
  583. }
  584. }
  585. return 0;
  586. }
  587. /*
  588. * Add IP to be added to todo list. If there is already an "add todo"
  589. * in this list we just incremenent the reference count.
  590. * Returns 0 if we just incremented reference count.
  591. */
  592. static int
  593. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  594. {
  595. struct qeth_ipaddr *tmp, *t;
  596. int found = 0;
  597. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  598. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  599. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  600. return 0;
  601. if ((tmp->proto == QETH_PROT_IPV4) &&
  602. (addr->proto == QETH_PROT_IPV4) &&
  603. (tmp->type == addr->type) &&
  604. (tmp->is_multicast == addr->is_multicast) &&
  605. (tmp->u.a4.addr == addr->u.a4.addr) &&
  606. (tmp->u.a4.mask == addr->u.a4.mask) ){
  607. found = 1;
  608. break;
  609. }
  610. if ((tmp->proto == QETH_PROT_IPV6) &&
  611. (addr->proto == QETH_PROT_IPV6) &&
  612. (tmp->type == addr->type) &&
  613. (tmp->is_multicast == addr->is_multicast) &&
  614. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  615. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  616. sizeof(struct in6_addr)) == 0) ){
  617. found = 1;
  618. break;
  619. }
  620. }
  621. if (found){
  622. if (addr->users != 0)
  623. tmp->users += addr->users;
  624. else
  625. tmp->users += add? 1:-1;
  626. if (tmp->users == 0){
  627. list_del(&tmp->entry);
  628. kfree(tmp);
  629. }
  630. return 0;
  631. } else {
  632. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  633. list_add(&addr->entry, card->ip_tbd_list);
  634. else {
  635. if (addr->users == 0)
  636. addr->users += add? 1:-1;
  637. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  638. qeth_is_addr_covered_by_ipato(card, addr)){
  639. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  640. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  641. }
  642. list_add_tail(&addr->entry, card->ip_tbd_list);
  643. }
  644. return 1;
  645. }
  646. }
  647. /**
  648. * Remove IP address from list
  649. */
  650. static int
  651. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  652. {
  653. unsigned long flags;
  654. int rc = 0;
  655. QETH_DBF_TEXT(trace,4,"delip");
  656. if (addr->proto == QETH_PROT_IPV4)
  657. QETH_DBF_HEX(trace,4,&addr->u.a4.addr,4);
  658. else {
  659. QETH_DBF_HEX(trace,4,&addr->u.a6.addr,8);
  660. QETH_DBF_HEX(trace,4,((char *)&addr->u.a6.addr)+8,8);
  661. }
  662. spin_lock_irqsave(&card->ip_lock, flags);
  663. rc = __qeth_insert_ip_todo(card, addr, 0);
  664. spin_unlock_irqrestore(&card->ip_lock, flags);
  665. return rc;
  666. }
  667. static int
  668. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  669. {
  670. unsigned long flags;
  671. int rc = 0;
  672. QETH_DBF_TEXT(trace,4,"addip");
  673. if (addr->proto == QETH_PROT_IPV4)
  674. QETH_DBF_HEX(trace,4,&addr->u.a4.addr,4);
  675. else {
  676. QETH_DBF_HEX(trace,4,&addr->u.a6.addr,8);
  677. QETH_DBF_HEX(trace,4,((char *)&addr->u.a6.addr)+8,8);
  678. }
  679. spin_lock_irqsave(&card->ip_lock, flags);
  680. rc = __qeth_insert_ip_todo(card, addr, 1);
  681. spin_unlock_irqrestore(&card->ip_lock, flags);
  682. return rc;
  683. }
  684. static inline void
  685. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  686. {
  687. struct qeth_ipaddr *addr, *tmp;
  688. int rc;
  689. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  690. if (addr->is_multicast) {
  691. spin_unlock_irqrestore(&card->ip_lock, *flags);
  692. rc = qeth_deregister_addr_entry(card, addr);
  693. spin_lock_irqsave(&card->ip_lock, *flags);
  694. if (!rc) {
  695. list_del(&addr->entry);
  696. kfree(addr);
  697. }
  698. }
  699. }
  700. }
  701. static void
  702. qeth_set_ip_addr_list(struct qeth_card *card)
  703. {
  704. struct list_head *tbd_list;
  705. struct qeth_ipaddr *todo, *addr;
  706. unsigned long flags;
  707. int rc;
  708. QETH_DBF_TEXT(trace, 2, "sdiplist");
  709. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  710. spin_lock_irqsave(&card->ip_lock, flags);
  711. tbd_list = card->ip_tbd_list;
  712. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  713. if (!card->ip_tbd_list) {
  714. QETH_DBF_TEXT(trace, 0, "silnomem");
  715. card->ip_tbd_list = tbd_list;
  716. spin_unlock_irqrestore(&card->ip_lock, flags);
  717. return;
  718. } else
  719. INIT_LIST_HEAD(card->ip_tbd_list);
  720. while (!list_empty(tbd_list)){
  721. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  722. list_del(&todo->entry);
  723. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  724. __qeth_delete_all_mc(card, &flags);
  725. kfree(todo);
  726. continue;
  727. }
  728. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  729. if (rc == 0) {
  730. /* nothing to be done; only adjusted refcount */
  731. kfree(todo);
  732. } else if (rc == 1) {
  733. /* new entry to be added to on-card list */
  734. spin_unlock_irqrestore(&card->ip_lock, flags);
  735. rc = qeth_register_addr_entry(card, todo);
  736. spin_lock_irqsave(&card->ip_lock, flags);
  737. if (!rc)
  738. list_add_tail(&todo->entry, &card->ip_list);
  739. else
  740. kfree(todo);
  741. } else if (rc == -1) {
  742. /* on-card entry to be removed */
  743. list_del_init(&addr->entry);
  744. spin_unlock_irqrestore(&card->ip_lock, flags);
  745. rc = qeth_deregister_addr_entry(card, addr);
  746. spin_lock_irqsave(&card->ip_lock, flags);
  747. if (!rc)
  748. kfree(addr);
  749. else
  750. list_add_tail(&addr->entry, &card->ip_list);
  751. kfree(todo);
  752. }
  753. }
  754. spin_unlock_irqrestore(&card->ip_lock, flags);
  755. kfree(tbd_list);
  756. }
  757. static void qeth_delete_mc_addresses(struct qeth_card *);
  758. static void qeth_add_multicast_ipv4(struct qeth_card *);
  759. #ifdef CONFIG_QETH_IPV6
  760. static void qeth_add_multicast_ipv6(struct qeth_card *);
  761. #endif
  762. static inline int
  763. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  764. {
  765. unsigned long flags;
  766. spin_lock_irqsave(&card->thread_mask_lock, flags);
  767. if ( !(card->thread_allowed_mask & thread) ||
  768. (card->thread_start_mask & thread) ) {
  769. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  770. return -EPERM;
  771. }
  772. card->thread_start_mask |= thread;
  773. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  774. return 0;
  775. }
  776. static void
  777. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  778. {
  779. unsigned long flags;
  780. spin_lock_irqsave(&card->thread_mask_lock, flags);
  781. card->thread_start_mask &= ~thread;
  782. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  783. wake_up(&card->wait_q);
  784. }
  785. static void
  786. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  787. {
  788. unsigned long flags;
  789. spin_lock_irqsave(&card->thread_mask_lock, flags);
  790. card->thread_running_mask &= ~thread;
  791. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  792. wake_up(&card->wait_q);
  793. }
  794. static inline int
  795. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  796. {
  797. unsigned long flags;
  798. int rc = 0;
  799. spin_lock_irqsave(&card->thread_mask_lock, flags);
  800. if (card->thread_start_mask & thread){
  801. if ((card->thread_allowed_mask & thread) &&
  802. !(card->thread_running_mask & thread)){
  803. rc = 1;
  804. card->thread_start_mask &= ~thread;
  805. card->thread_running_mask |= thread;
  806. } else
  807. rc = -EPERM;
  808. }
  809. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  810. return rc;
  811. }
  812. static int
  813. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  814. {
  815. int rc = 0;
  816. wait_event(card->wait_q,
  817. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  818. return rc;
  819. }
  820. static int
  821. qeth_register_ip_addresses(void *ptr)
  822. {
  823. struct qeth_card *card;
  824. card = (struct qeth_card *) ptr;
  825. daemonize("qeth_reg_ip");
  826. QETH_DBF_TEXT(trace,4,"regipth1");
  827. if (!qeth_do_run_thread(card, QETH_SET_IP_THREAD))
  828. return 0;
  829. QETH_DBF_TEXT(trace,4,"regipth2");
  830. qeth_set_ip_addr_list(card);
  831. qeth_clear_thread_running_bit(card, QETH_SET_IP_THREAD);
  832. return 0;
  833. }
  834. static int
  835. qeth_recover(void *ptr)
  836. {
  837. struct qeth_card *card;
  838. int rc = 0;
  839. card = (struct qeth_card *) ptr;
  840. daemonize("qeth_recover");
  841. QETH_DBF_TEXT(trace,2,"recover1");
  842. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  843. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  844. return 0;
  845. QETH_DBF_TEXT(trace,2,"recover2");
  846. PRINT_WARN("Recovery of device %s started ...\n",
  847. CARD_BUS_ID(card));
  848. card->use_hard_stop = 1;
  849. __qeth_set_offline(card->gdev,1);
  850. rc = __qeth_set_online(card->gdev,1);
  851. if (!rc)
  852. PRINT_INFO("Device %s successfully recovered!\n",
  853. CARD_BUS_ID(card));
  854. else
  855. PRINT_INFO("Device %s could not be recovered!\n",
  856. CARD_BUS_ID(card));
  857. /* don't run another scheduled recovery */
  858. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  859. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  860. return 0;
  861. }
  862. void
  863. qeth_schedule_recovery(struct qeth_card *card)
  864. {
  865. QETH_DBF_TEXT(trace,2,"startrec");
  866. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  867. schedule_work(&card->kernel_thread_starter);
  868. }
  869. static int
  870. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  871. {
  872. unsigned long flags;
  873. int rc = 0;
  874. spin_lock_irqsave(&card->thread_mask_lock, flags);
  875. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  876. (u8) card->thread_start_mask,
  877. (u8) card->thread_allowed_mask,
  878. (u8) card->thread_running_mask);
  879. rc = (card->thread_start_mask & thread);
  880. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  881. return rc;
  882. }
  883. static void
  884. qeth_start_kernel_thread(struct qeth_card *card)
  885. {
  886. QETH_DBF_TEXT(trace , 2, "strthrd");
  887. if (card->read.state != CH_STATE_UP &&
  888. card->write.state != CH_STATE_UP)
  889. return;
  890. if (qeth_do_start_thread(card, QETH_SET_IP_THREAD))
  891. kernel_thread(qeth_register_ip_addresses, (void *)card,SIGCHLD);
  892. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  893. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  894. }
  895. static void
  896. qeth_set_intial_options(struct qeth_card *card)
  897. {
  898. card->options.route4.type = NO_ROUTER;
  899. #ifdef CONFIG_QETH_IPV6
  900. card->options.route6.type = NO_ROUTER;
  901. #endif /* QETH_IPV6 */
  902. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  903. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  904. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  905. card->options.fake_broadcast = 0;
  906. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  907. card->options.fake_ll = 0;
  908. if (card->info.type == QETH_CARD_TYPE_OSN)
  909. card->options.layer2 = 1;
  910. else
  911. card->options.layer2 = 0;
  912. }
  913. /**
  914. * initialize channels ,card and all state machines
  915. */
  916. static int
  917. qeth_setup_card(struct qeth_card *card)
  918. {
  919. QETH_DBF_TEXT(setup, 2, "setupcrd");
  920. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  921. card->read.state = CH_STATE_DOWN;
  922. card->write.state = CH_STATE_DOWN;
  923. card->data.state = CH_STATE_DOWN;
  924. card->state = CARD_STATE_DOWN;
  925. card->lan_online = 0;
  926. card->use_hard_stop = 0;
  927. card->dev = NULL;
  928. #ifdef CONFIG_QETH_VLAN
  929. spin_lock_init(&card->vlanlock);
  930. card->vlangrp = NULL;
  931. #endif
  932. spin_lock_init(&card->lock);
  933. spin_lock_init(&card->ip_lock);
  934. spin_lock_init(&card->thread_mask_lock);
  935. card->thread_start_mask = 0;
  936. card->thread_allowed_mask = 0;
  937. card->thread_running_mask = 0;
  938. INIT_WORK(&card->kernel_thread_starter,
  939. (void *)qeth_start_kernel_thread,card);
  940. INIT_LIST_HEAD(&card->ip_list);
  941. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  942. if (!card->ip_tbd_list) {
  943. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  944. return -ENOMEM;
  945. }
  946. INIT_LIST_HEAD(card->ip_tbd_list);
  947. INIT_LIST_HEAD(&card->cmd_waiter_list);
  948. init_waitqueue_head(&card->wait_q);
  949. /* intial options */
  950. qeth_set_intial_options(card);
  951. /* IP address takeover */
  952. INIT_LIST_HEAD(&card->ipato.entries);
  953. card->ipato.enabled = 0;
  954. card->ipato.invert4 = 0;
  955. card->ipato.invert6 = 0;
  956. /* init QDIO stuff */
  957. qeth_init_qdio_info(card);
  958. return 0;
  959. }
  960. static int
  961. is_1920_device (struct qeth_card *card)
  962. {
  963. int single_queue = 0;
  964. struct ccw_device *ccwdev;
  965. struct channelPath_dsc {
  966. u8 flags;
  967. u8 lsn;
  968. u8 desc;
  969. u8 chpid;
  970. u8 swla;
  971. u8 zeroes;
  972. u8 chla;
  973. u8 chpp;
  974. } *chp_dsc;
  975. QETH_DBF_TEXT(setup, 2, "chk_1920");
  976. ccwdev = card->data.ccwdev;
  977. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  978. if (chp_dsc != NULL) {
  979. /* CHPP field bit 6 == 1 -> single queue */
  980. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  981. kfree(chp_dsc);
  982. }
  983. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  984. return single_queue;
  985. }
  986. static int
  987. qeth_determine_card_type(struct qeth_card *card)
  988. {
  989. int i = 0;
  990. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  991. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  992. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  993. while (known_devices[i][4]) {
  994. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  995. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  996. card->info.type = known_devices[i][4];
  997. card->qdio.no_out_queues = known_devices[i][8];
  998. card->info.is_multicast_different = known_devices[i][9];
  999. if (is_1920_device(card)) {
  1000. PRINT_INFO("Priority Queueing not able "
  1001. "due to hardware limitations!\n");
  1002. card->qdio.no_out_queues = 1;
  1003. card->qdio.default_out_queue = 0;
  1004. }
  1005. return 0;
  1006. }
  1007. i++;
  1008. }
  1009. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1010. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1011. return -ENOENT;
  1012. }
  1013. static int
  1014. qeth_probe_device(struct ccwgroup_device *gdev)
  1015. {
  1016. struct qeth_card *card;
  1017. struct device *dev;
  1018. unsigned long flags;
  1019. int rc;
  1020. QETH_DBF_TEXT(setup, 2, "probedev");
  1021. dev = &gdev->dev;
  1022. if (!get_device(dev))
  1023. return -ENODEV;
  1024. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1025. card = qeth_alloc_card();
  1026. if (!card) {
  1027. put_device(dev);
  1028. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1029. return -ENOMEM;
  1030. }
  1031. card->read.ccwdev = gdev->cdev[0];
  1032. card->write.ccwdev = gdev->cdev[1];
  1033. card->data.ccwdev = gdev->cdev[2];
  1034. gdev->dev.driver_data = card;
  1035. card->gdev = gdev;
  1036. gdev->cdev[0]->handler = qeth_irq;
  1037. gdev->cdev[1]->handler = qeth_irq;
  1038. gdev->cdev[2]->handler = qeth_irq;
  1039. if ((rc = qeth_determine_card_type(card))){
  1040. PRINT_WARN("%s: not a valid card type\n", __func__);
  1041. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1042. put_device(dev);
  1043. qeth_free_card(card);
  1044. return rc;
  1045. }
  1046. if ((rc = qeth_setup_card(card))){
  1047. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1048. put_device(dev);
  1049. qeth_free_card(card);
  1050. return rc;
  1051. }
  1052. rc = qeth_create_device_attributes(dev);
  1053. if (rc) {
  1054. put_device(dev);
  1055. qeth_free_card(card);
  1056. return rc;
  1057. }
  1058. /* insert into our internal list */
  1059. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1060. list_add_tail(&card->list, &qeth_card_list.list);
  1061. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1062. return rc;
  1063. }
  1064. static int
  1065. qeth_get_unitaddr(struct qeth_card *card)
  1066. {
  1067. int length;
  1068. char *prcd;
  1069. int rc;
  1070. QETH_DBF_TEXT(setup, 2, "getunit");
  1071. rc = read_conf_data(CARD_DDEV(card), (void **) &prcd, &length);
  1072. if (rc) {
  1073. PRINT_ERR("read_conf_data for device %s returned %i\n",
  1074. CARD_DDEV_ID(card), rc);
  1075. return rc;
  1076. }
  1077. card->info.chpid = prcd[30];
  1078. card->info.unit_addr2 = prcd[31];
  1079. card->info.cula = prcd[63];
  1080. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1081. (prcd[0x11] == _ascebc['M']));
  1082. return 0;
  1083. }
  1084. static void
  1085. qeth_init_tokens(struct qeth_card *card)
  1086. {
  1087. card->token.issuer_rm_w = 0x00010103UL;
  1088. card->token.cm_filter_w = 0x00010108UL;
  1089. card->token.cm_connection_w = 0x0001010aUL;
  1090. card->token.ulp_filter_w = 0x0001010bUL;
  1091. card->token.ulp_connection_w = 0x0001010dUL;
  1092. }
  1093. static inline __u16
  1094. raw_devno_from_bus_id(char *id)
  1095. {
  1096. id += (strlen(id) - 4);
  1097. return (__u16) simple_strtoul(id, &id, 16);
  1098. }
  1099. /**
  1100. * setup channel
  1101. */
  1102. static void
  1103. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1104. {
  1105. struct qeth_card *card;
  1106. QETH_DBF_TEXT(trace, 4, "setupccw");
  1107. card = CARD_FROM_CDEV(channel->ccwdev);
  1108. if (channel == &card->read)
  1109. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1110. else
  1111. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1112. channel->ccw.count = len;
  1113. channel->ccw.cda = (__u32) __pa(iob);
  1114. }
  1115. /**
  1116. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1117. */
  1118. static struct qeth_cmd_buffer *
  1119. __qeth_get_buffer(struct qeth_channel *channel)
  1120. {
  1121. __u8 index;
  1122. QETH_DBF_TEXT(trace, 6, "getbuff");
  1123. index = channel->io_buf_no;
  1124. do {
  1125. if (channel->iob[index].state == BUF_STATE_FREE) {
  1126. channel->iob[index].state = BUF_STATE_LOCKED;
  1127. channel->io_buf_no = (channel->io_buf_no + 1) %
  1128. QETH_CMD_BUFFER_NO;
  1129. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1130. return channel->iob + index;
  1131. }
  1132. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1133. } while(index != channel->io_buf_no);
  1134. return NULL;
  1135. }
  1136. /**
  1137. * release command buffer
  1138. */
  1139. static void
  1140. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1141. {
  1142. unsigned long flags;
  1143. QETH_DBF_TEXT(trace, 6, "relbuff");
  1144. spin_lock_irqsave(&channel->iob_lock, flags);
  1145. memset(iob->data, 0, QETH_BUFSIZE);
  1146. iob->state = BUF_STATE_FREE;
  1147. iob->callback = qeth_send_control_data_cb;
  1148. iob->rc = 0;
  1149. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1150. }
  1151. static struct qeth_cmd_buffer *
  1152. qeth_get_buffer(struct qeth_channel *channel)
  1153. {
  1154. struct qeth_cmd_buffer *buffer = NULL;
  1155. unsigned long flags;
  1156. spin_lock_irqsave(&channel->iob_lock, flags);
  1157. buffer = __qeth_get_buffer(channel);
  1158. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1159. return buffer;
  1160. }
  1161. static struct qeth_cmd_buffer *
  1162. qeth_wait_for_buffer(struct qeth_channel *channel)
  1163. {
  1164. struct qeth_cmd_buffer *buffer;
  1165. wait_event(channel->wait_q,
  1166. ((buffer = qeth_get_buffer(channel)) != NULL));
  1167. return buffer;
  1168. }
  1169. static void
  1170. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1171. {
  1172. int cnt = 0;
  1173. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1174. qeth_release_buffer(channel,&channel->iob[cnt]);
  1175. channel->buf_no = 0;
  1176. channel->io_buf_no = 0;
  1177. }
  1178. /**
  1179. * start IDX for read and write channel
  1180. */
  1181. static int
  1182. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1183. void (*idx_reply_cb)(struct qeth_channel *,
  1184. struct qeth_cmd_buffer *))
  1185. {
  1186. struct qeth_cmd_buffer *iob;
  1187. unsigned long flags;
  1188. int rc;
  1189. struct qeth_card *card;
  1190. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1191. card = CARD_FROM_CDEV(channel->ccwdev);
  1192. iob = qeth_get_buffer(channel);
  1193. iob->callback = idx_reply_cb;
  1194. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1195. channel->ccw.count = QETH_BUFSIZE;
  1196. channel->ccw.cda = (__u32) __pa(iob->data);
  1197. wait_event(card->wait_q,
  1198. atomic_compare_and_swap(0,1,&channel->irq_pending) == 0);
  1199. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1200. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1201. rc = ccw_device_start(channel->ccwdev,
  1202. &channel->ccw,(addr_t) iob, 0, 0);
  1203. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1204. if (rc) {
  1205. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1206. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1207. atomic_set(&channel->irq_pending, 0);
  1208. wake_up(&card->wait_q);
  1209. return rc;
  1210. }
  1211. rc = wait_event_interruptible_timeout(card->wait_q,
  1212. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1213. if (rc == -ERESTARTSYS)
  1214. return rc;
  1215. if (channel->state != CH_STATE_UP){
  1216. rc = -ETIME;
  1217. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1218. qeth_clear_cmd_buffers(channel);
  1219. } else
  1220. rc = 0;
  1221. return rc;
  1222. }
  1223. static int
  1224. qeth_idx_activate_channel(struct qeth_channel *channel,
  1225. void (*idx_reply_cb)(struct qeth_channel *,
  1226. struct qeth_cmd_buffer *))
  1227. {
  1228. struct qeth_card *card;
  1229. struct qeth_cmd_buffer *iob;
  1230. unsigned long flags;
  1231. __u16 temp;
  1232. int rc;
  1233. card = CARD_FROM_CDEV(channel->ccwdev);
  1234. QETH_DBF_TEXT(setup, 2, "idxactch");
  1235. iob = qeth_get_buffer(channel);
  1236. iob->callback = idx_reply_cb;
  1237. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1238. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1239. channel->ccw.cda = (__u32) __pa(iob->data);
  1240. if (channel == &card->write) {
  1241. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1242. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1243. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1244. card->seqno.trans_hdr++;
  1245. } else {
  1246. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1247. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1248. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1249. }
  1250. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1251. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1252. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1253. &card->info.func_level,sizeof(__u16));
  1254. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1255. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1256. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1257. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1258. wait_event(card->wait_q,
  1259. atomic_compare_and_swap(0,1,&channel->irq_pending) == 0);
  1260. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1261. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1262. rc = ccw_device_start(channel->ccwdev,
  1263. &channel->ccw,(addr_t) iob, 0, 0);
  1264. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1265. if (rc) {
  1266. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1267. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1268. atomic_set(&channel->irq_pending, 0);
  1269. wake_up(&card->wait_q);
  1270. return rc;
  1271. }
  1272. rc = wait_event_interruptible_timeout(card->wait_q,
  1273. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1274. if (rc == -ERESTARTSYS)
  1275. return rc;
  1276. if (channel->state != CH_STATE_ACTIVATING) {
  1277. PRINT_WARN("qeth: IDX activate timed out!\n");
  1278. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1279. qeth_clear_cmd_buffers(channel);
  1280. return -ETIME;
  1281. }
  1282. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1283. }
  1284. static int
  1285. qeth_peer_func_level(int level)
  1286. {
  1287. if ((level & 0xff) == 8)
  1288. return (level & 0xff) + 0x400;
  1289. if (((level >> 8) & 3) == 1)
  1290. return (level & 0xff) + 0x200;
  1291. return level;
  1292. }
  1293. static void
  1294. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1295. {
  1296. struct qeth_card *card;
  1297. __u16 temp;
  1298. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1299. if (channel->state == CH_STATE_DOWN) {
  1300. channel->state = CH_STATE_ACTIVATING;
  1301. goto out;
  1302. }
  1303. card = CARD_FROM_CDEV(channel->ccwdev);
  1304. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1305. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1306. "reply\n", CARD_WDEV_ID(card));
  1307. goto out;
  1308. }
  1309. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1310. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1311. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1312. "function level mismatch "
  1313. "(sent: 0x%x, received: 0x%x)\n",
  1314. CARD_WDEV_ID(card), card->info.func_level, temp);
  1315. goto out;
  1316. }
  1317. channel->state = CH_STATE_UP;
  1318. out:
  1319. qeth_release_buffer(channel, iob);
  1320. }
  1321. static int
  1322. qeth_check_idx_response(unsigned char *buffer)
  1323. {
  1324. if (!buffer)
  1325. return 0;
  1326. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1327. if ((buffer[2] & 0xc0) == 0xc0) {
  1328. PRINT_WARN("received an IDX TERMINATE "
  1329. "with cause code 0x%02x%s\n",
  1330. buffer[4],
  1331. ((buffer[4] == 0x22) ?
  1332. " -- try another portname" : ""));
  1333. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1334. QETH_DBF_TEXT(trace, 2, " idxterm");
  1335. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1336. return -EIO;
  1337. }
  1338. return 0;
  1339. }
  1340. static void
  1341. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1342. {
  1343. struct qeth_card *card;
  1344. __u16 temp;
  1345. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1346. if (channel->state == CH_STATE_DOWN) {
  1347. channel->state = CH_STATE_ACTIVATING;
  1348. goto out;
  1349. }
  1350. card = CARD_FROM_CDEV(channel->ccwdev);
  1351. if (qeth_check_idx_response(iob->data)) {
  1352. goto out;
  1353. }
  1354. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1355. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1356. "reply\n", CARD_RDEV_ID(card));
  1357. goto out;
  1358. }
  1359. /**
  1360. * temporary fix for microcode bug
  1361. * to revert it,replace OR by AND
  1362. */
  1363. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1364. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1365. card->info.portname_required = 1;
  1366. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1367. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1368. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1369. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1370. CARD_RDEV_ID(card), card->info.func_level, temp);
  1371. goto out;
  1372. }
  1373. memcpy(&card->token.issuer_rm_r,
  1374. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1375. QETH_MPC_TOKEN_LENGTH);
  1376. memcpy(&card->info.mcl_level[0],
  1377. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1378. channel->state = CH_STATE_UP;
  1379. out:
  1380. qeth_release_buffer(channel,iob);
  1381. }
  1382. static int
  1383. qeth_issue_next_read(struct qeth_card *card)
  1384. {
  1385. int rc;
  1386. struct qeth_cmd_buffer *iob;
  1387. QETH_DBF_TEXT(trace,5,"issnxrd");
  1388. if (card->read.state != CH_STATE_UP)
  1389. return -EIO;
  1390. iob = qeth_get_buffer(&card->read);
  1391. if (!iob) {
  1392. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1393. return -ENOMEM;
  1394. }
  1395. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1396. wait_event(card->wait_q,
  1397. atomic_compare_and_swap(0,1,&card->read.irq_pending) == 0);
  1398. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1399. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1400. (addr_t) iob, 0, 0);
  1401. if (rc) {
  1402. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1403. atomic_set(&card->read.irq_pending, 0);
  1404. qeth_schedule_recovery(card);
  1405. wake_up(&card->wait_q);
  1406. }
  1407. return rc;
  1408. }
  1409. static struct qeth_reply *
  1410. qeth_alloc_reply(struct qeth_card *card)
  1411. {
  1412. struct qeth_reply *reply;
  1413. reply = kmalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1414. if (reply){
  1415. memset(reply, 0, sizeof(struct qeth_reply));
  1416. atomic_set(&reply->refcnt, 1);
  1417. reply->card = card;
  1418. };
  1419. return reply;
  1420. }
  1421. static void
  1422. qeth_get_reply(struct qeth_reply *reply)
  1423. {
  1424. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1425. atomic_inc(&reply->refcnt);
  1426. }
  1427. static void
  1428. qeth_put_reply(struct qeth_reply *reply)
  1429. {
  1430. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1431. if (atomic_dec_and_test(&reply->refcnt))
  1432. kfree(reply);
  1433. }
  1434. static void
  1435. qeth_cmd_timeout(unsigned long data)
  1436. {
  1437. struct qeth_reply *reply, *list_reply, *r;
  1438. unsigned long flags;
  1439. reply = (struct qeth_reply *) data;
  1440. spin_lock_irqsave(&reply->card->lock, flags);
  1441. list_for_each_entry_safe(list_reply, r,
  1442. &reply->card->cmd_waiter_list, list) {
  1443. if (reply == list_reply){
  1444. qeth_get_reply(reply);
  1445. list_del_init(&reply->list);
  1446. spin_unlock_irqrestore(&reply->card->lock, flags);
  1447. reply->rc = -ETIME;
  1448. reply->received = 1;
  1449. wake_up(&reply->wait_q);
  1450. qeth_put_reply(reply);
  1451. return;
  1452. }
  1453. }
  1454. spin_unlock_irqrestore(&reply->card->lock, flags);
  1455. }
  1456. static struct qeth_ipa_cmd *
  1457. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1458. {
  1459. struct qeth_ipa_cmd *cmd = NULL;
  1460. QETH_DBF_TEXT(trace,5,"chkipad");
  1461. if (IS_IPA(iob->data)){
  1462. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1463. if (IS_IPA_REPLY(cmd))
  1464. return cmd;
  1465. else {
  1466. switch (cmd->hdr.command) {
  1467. case IPA_CMD_STOPLAN:
  1468. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1469. "there is a network problem or "
  1470. "someone pulled the cable or "
  1471. "disabled the port.\n",
  1472. QETH_CARD_IFNAME(card),
  1473. card->info.chpid);
  1474. card->lan_online = 0;
  1475. netif_carrier_off(card->dev);
  1476. return NULL;
  1477. case IPA_CMD_STARTLAN:
  1478. PRINT_INFO("Link reestablished on %s "
  1479. "(CHPID 0x%X). Scheduling "
  1480. "IP address reset.\n",
  1481. QETH_CARD_IFNAME(card),
  1482. card->info.chpid);
  1483. netif_carrier_on(card->dev);
  1484. qeth_schedule_recovery(card);
  1485. return NULL;
  1486. case IPA_CMD_MODCCID:
  1487. return cmd;
  1488. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1489. QETH_DBF_TEXT(trace,3, "irla");
  1490. break;
  1491. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1492. QETH_DBF_TEXT(trace,3, "urla");
  1493. break;
  1494. default:
  1495. PRINT_WARN("Received data is IPA "
  1496. "but not a reply!\n");
  1497. break;
  1498. }
  1499. }
  1500. }
  1501. return cmd;
  1502. }
  1503. /**
  1504. * wake all waiting ipa commands
  1505. */
  1506. static void
  1507. qeth_clear_ipacmd_list(struct qeth_card *card)
  1508. {
  1509. struct qeth_reply *reply, *r;
  1510. unsigned long flags;
  1511. QETH_DBF_TEXT(trace, 4, "clipalst");
  1512. spin_lock_irqsave(&card->lock, flags);
  1513. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1514. qeth_get_reply(reply);
  1515. reply->rc = -EIO;
  1516. reply->received = 1;
  1517. list_del_init(&reply->list);
  1518. wake_up(&reply->wait_q);
  1519. qeth_put_reply(reply);
  1520. }
  1521. spin_unlock_irqrestore(&card->lock, flags);
  1522. }
  1523. static void
  1524. qeth_send_control_data_cb(struct qeth_channel *channel,
  1525. struct qeth_cmd_buffer *iob)
  1526. {
  1527. struct qeth_card *card;
  1528. struct qeth_reply *reply, *r;
  1529. struct qeth_ipa_cmd *cmd;
  1530. unsigned long flags;
  1531. int keep_reply;
  1532. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1533. card = CARD_FROM_CDEV(channel->ccwdev);
  1534. if (qeth_check_idx_response(iob->data)) {
  1535. qeth_clear_ipacmd_list(card);
  1536. qeth_schedule_recovery(card);
  1537. goto out;
  1538. }
  1539. cmd = qeth_check_ipa_data(card, iob);
  1540. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1541. goto out;
  1542. /*in case of OSN : check if cmd is set */
  1543. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1544. cmd &&
  1545. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1546. card->osn_info.assist_cb != NULL) {
  1547. card->osn_info.assist_cb(card->dev, cmd);
  1548. goto out;
  1549. }
  1550. spin_lock_irqsave(&card->lock, flags);
  1551. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1552. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1553. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1554. qeth_get_reply(reply);
  1555. list_del_init(&reply->list);
  1556. spin_unlock_irqrestore(&card->lock, flags);
  1557. keep_reply = 0;
  1558. if (reply->callback != NULL) {
  1559. if (cmd) {
  1560. reply->offset = (__u16)((char*)cmd -
  1561. (char *)iob->data);
  1562. keep_reply = reply->callback(card,
  1563. reply,
  1564. (unsigned long)cmd);
  1565. } else
  1566. keep_reply = reply->callback(card,
  1567. reply,
  1568. (unsigned long)iob);
  1569. }
  1570. if (cmd)
  1571. reply->rc = (u16) cmd->hdr.return_code;
  1572. else if (iob->rc)
  1573. reply->rc = iob->rc;
  1574. if (keep_reply) {
  1575. spin_lock_irqsave(&card->lock, flags);
  1576. list_add_tail(&reply->list,
  1577. &card->cmd_waiter_list);
  1578. spin_unlock_irqrestore(&card->lock, flags);
  1579. } else {
  1580. reply->received = 1;
  1581. wake_up(&reply->wait_q);
  1582. }
  1583. qeth_put_reply(reply);
  1584. goto out;
  1585. }
  1586. }
  1587. spin_unlock_irqrestore(&card->lock, flags);
  1588. out:
  1589. memcpy(&card->seqno.pdu_hdr_ack,
  1590. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1591. QETH_SEQ_NO_LENGTH);
  1592. qeth_release_buffer(channel,iob);
  1593. }
  1594. static inline void
  1595. qeth_prepare_control_data(struct qeth_card *card, int len,
  1596. struct qeth_cmd_buffer *iob)
  1597. {
  1598. qeth_setup_ccw(&card->write,iob->data,len);
  1599. iob->callback = qeth_release_buffer;
  1600. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1601. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1602. card->seqno.trans_hdr++;
  1603. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1604. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1605. card->seqno.pdu_hdr++;
  1606. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1607. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1608. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1609. }
  1610. static int
  1611. qeth_send_control_data(struct qeth_card *card, int len,
  1612. struct qeth_cmd_buffer *iob,
  1613. int (*reply_cb)
  1614. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1615. void *reply_param)
  1616. {
  1617. int rc;
  1618. unsigned long flags;
  1619. struct qeth_reply *reply = NULL;
  1620. struct timer_list timer;
  1621. QETH_DBF_TEXT(trace, 2, "sendctl");
  1622. reply = qeth_alloc_reply(card);
  1623. if (!reply) {
  1624. PRINT_WARN("Could no alloc qeth_reply!\n");
  1625. return -ENOMEM;
  1626. }
  1627. reply->callback = reply_cb;
  1628. reply->param = reply_param;
  1629. if (card->state == CARD_STATE_DOWN)
  1630. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1631. else
  1632. reply->seqno = card->seqno.ipa++;
  1633. init_timer(&timer);
  1634. timer.function = qeth_cmd_timeout;
  1635. timer.data = (unsigned long) reply;
  1636. init_waitqueue_head(&reply->wait_q);
  1637. spin_lock_irqsave(&card->lock, flags);
  1638. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1639. spin_unlock_irqrestore(&card->lock, flags);
  1640. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1641. wait_event(card->wait_q,
  1642. atomic_compare_and_swap(0,1,&card->write.irq_pending) == 0);
  1643. qeth_prepare_control_data(card, len, iob);
  1644. if (IS_IPA(iob->data))
  1645. timer.expires = jiffies + QETH_IPA_TIMEOUT;
  1646. else
  1647. timer.expires = jiffies + QETH_TIMEOUT;
  1648. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1649. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1650. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1651. (addr_t) iob, 0, 0);
  1652. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1653. if (rc){
  1654. PRINT_WARN("qeth_send_control_data: "
  1655. "ccw_device_start rc = %i\n", rc);
  1656. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1657. spin_lock_irqsave(&card->lock, flags);
  1658. list_del_init(&reply->list);
  1659. qeth_put_reply(reply);
  1660. spin_unlock_irqrestore(&card->lock, flags);
  1661. qeth_release_buffer(iob->channel, iob);
  1662. atomic_set(&card->write.irq_pending, 0);
  1663. wake_up(&card->wait_q);
  1664. return rc;
  1665. }
  1666. add_timer(&timer);
  1667. wait_event(reply->wait_q, reply->received);
  1668. del_timer_sync(&timer);
  1669. rc = reply->rc;
  1670. qeth_put_reply(reply);
  1671. return rc;
  1672. }
  1673. static int
  1674. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1675. struct qeth_cmd_buffer *iob)
  1676. {
  1677. unsigned long flags;
  1678. int rc = 0;
  1679. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1680. wait_event(card->wait_q,
  1681. atomic_compare_and_swap(0,1,&card->write.irq_pending) == 0);
  1682. qeth_prepare_control_data(card, len, iob);
  1683. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1684. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1685. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1686. (addr_t) iob, 0, 0);
  1687. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1688. if (rc){
  1689. PRINT_WARN("qeth_osn_send_control_data: "
  1690. "ccw_device_start rc = %i\n", rc);
  1691. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1692. qeth_release_buffer(iob->channel, iob);
  1693. atomic_set(&card->write.irq_pending, 0);
  1694. wake_up(&card->wait_q);
  1695. }
  1696. return rc;
  1697. }
  1698. static inline void
  1699. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1700. char prot_type)
  1701. {
  1702. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1703. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1704. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1705. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1706. }
  1707. static int
  1708. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1709. int data_len)
  1710. {
  1711. u16 s1, s2;
  1712. QETH_DBF_TEXT(trace,4,"osndipa");
  1713. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1714. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1715. s2 = (u16)data_len;
  1716. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1717. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1718. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1719. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1720. return qeth_osn_send_control_data(card, s1, iob);
  1721. }
  1722. static int
  1723. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1724. int (*reply_cb)
  1725. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1726. void *reply_param)
  1727. {
  1728. int rc;
  1729. char prot_type;
  1730. QETH_DBF_TEXT(trace,4,"sendipa");
  1731. if (card->options.layer2)
  1732. if (card->info.type == QETH_CARD_TYPE_OSN)
  1733. prot_type = QETH_PROT_OSN2;
  1734. else
  1735. prot_type = QETH_PROT_LAYER2;
  1736. else
  1737. prot_type = QETH_PROT_TCPIP;
  1738. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1739. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1740. reply_cb, reply_param);
  1741. return rc;
  1742. }
  1743. static int
  1744. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1745. unsigned long data)
  1746. {
  1747. struct qeth_cmd_buffer *iob;
  1748. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1749. iob = (struct qeth_cmd_buffer *) data;
  1750. memcpy(&card->token.cm_filter_r,
  1751. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1752. QETH_MPC_TOKEN_LENGTH);
  1753. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1754. return 0;
  1755. }
  1756. static int
  1757. qeth_cm_enable(struct qeth_card *card)
  1758. {
  1759. int rc;
  1760. struct qeth_cmd_buffer *iob;
  1761. QETH_DBF_TEXT(setup,2,"cmenable");
  1762. iob = qeth_wait_for_buffer(&card->write);
  1763. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1764. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1765. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1766. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1767. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1768. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1769. qeth_cm_enable_cb, NULL);
  1770. return rc;
  1771. }
  1772. static int
  1773. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1774. unsigned long data)
  1775. {
  1776. struct qeth_cmd_buffer *iob;
  1777. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1778. iob = (struct qeth_cmd_buffer *) data;
  1779. memcpy(&card->token.cm_connection_r,
  1780. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1781. QETH_MPC_TOKEN_LENGTH);
  1782. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1783. return 0;
  1784. }
  1785. static int
  1786. qeth_cm_setup(struct qeth_card *card)
  1787. {
  1788. int rc;
  1789. struct qeth_cmd_buffer *iob;
  1790. QETH_DBF_TEXT(setup,2,"cmsetup");
  1791. iob = qeth_wait_for_buffer(&card->write);
  1792. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1793. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1794. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1795. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1796. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1797. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1798. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1799. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1800. qeth_cm_setup_cb, NULL);
  1801. return rc;
  1802. }
  1803. static int
  1804. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1805. unsigned long data)
  1806. {
  1807. __u16 mtu, framesize;
  1808. __u16 len;
  1809. __u8 link_type;
  1810. struct qeth_cmd_buffer *iob;
  1811. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1812. iob = (struct qeth_cmd_buffer *) data;
  1813. memcpy(&card->token.ulp_filter_r,
  1814. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1815. QETH_MPC_TOKEN_LENGTH);
  1816. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1817. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1818. mtu = qeth_get_mtu_outof_framesize(framesize);
  1819. if (!mtu) {
  1820. iob->rc = -EINVAL;
  1821. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1822. return 0;
  1823. }
  1824. card->info.max_mtu = mtu;
  1825. card->info.initial_mtu = mtu;
  1826. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1827. } else {
  1828. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1829. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1830. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1831. }
  1832. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1833. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1834. memcpy(&link_type,
  1835. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1836. card->info.link_type = link_type;
  1837. } else
  1838. card->info.link_type = 0;
  1839. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1840. return 0;
  1841. }
  1842. static int
  1843. qeth_ulp_enable(struct qeth_card *card)
  1844. {
  1845. int rc;
  1846. char prot_type;
  1847. struct qeth_cmd_buffer *iob;
  1848. /*FIXME: trace view callbacks*/
  1849. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1850. iob = qeth_wait_for_buffer(&card->write);
  1851. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1852. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1853. (__u8) card->info.portno;
  1854. if (card->options.layer2)
  1855. if (card->info.type == QETH_CARD_TYPE_OSN)
  1856. prot_type = QETH_PROT_OSN2;
  1857. else
  1858. prot_type = QETH_PROT_LAYER2;
  1859. else
  1860. prot_type = QETH_PROT_TCPIP;
  1861. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1862. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1863. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1864. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1865. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1866. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1867. card->info.portname, 9);
  1868. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1869. qeth_ulp_enable_cb, NULL);
  1870. return rc;
  1871. }
  1872. static inline __u16
  1873. __raw_devno_from_bus_id(char *id)
  1874. {
  1875. id += (strlen(id) - 4);
  1876. return (__u16) simple_strtoul(id, &id, 16);
  1877. }
  1878. static int
  1879. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1880. unsigned long data)
  1881. {
  1882. struct qeth_cmd_buffer *iob;
  1883. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1884. iob = (struct qeth_cmd_buffer *) data;
  1885. memcpy(&card->token.ulp_connection_r,
  1886. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1887. QETH_MPC_TOKEN_LENGTH);
  1888. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1889. return 0;
  1890. }
  1891. static int
  1892. qeth_ulp_setup(struct qeth_card *card)
  1893. {
  1894. int rc;
  1895. __u16 temp;
  1896. struct qeth_cmd_buffer *iob;
  1897. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1898. iob = qeth_wait_for_buffer(&card->write);
  1899. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1900. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1901. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1902. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1903. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1904. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1905. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1906. temp = __raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1907. memcpy(QETH_ULP_SETUP_CUA(iob->data), &temp, 2);
  1908. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1909. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1910. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1911. qeth_ulp_setup_cb, NULL);
  1912. return rc;
  1913. }
  1914. static inline int
  1915. qeth_check_for_inbound_error(struct qeth_qdio_buffer *buf,
  1916. unsigned int qdio_error,
  1917. unsigned int siga_error)
  1918. {
  1919. int rc = 0;
  1920. if (qdio_error || siga_error) {
  1921. QETH_DBF_TEXT(trace, 2, "qdinerr");
  1922. QETH_DBF_TEXT(qerr, 2, "qdinerr");
  1923. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1924. buf->buffer->element[15].flags & 0xff);
  1925. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1926. buf->buffer->element[14].flags & 0xff);
  1927. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1928. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1929. rc = 1;
  1930. }
  1931. return rc;
  1932. }
  1933. static inline struct sk_buff *
  1934. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  1935. {
  1936. struct sk_buff* skb;
  1937. int add_len;
  1938. add_len = 0;
  1939. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  1940. add_len = sizeof(struct qeth_hdr);
  1941. #ifdef CONFIG_QETH_VLAN
  1942. else
  1943. add_len = VLAN_HLEN;
  1944. #endif
  1945. skb = dev_alloc_skb(length + add_len);
  1946. if (skb && add_len)
  1947. skb_reserve(skb, add_len);
  1948. return skb;
  1949. }
  1950. static inline struct sk_buff *
  1951. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  1952. struct qdio_buffer_element **__element, int *__offset,
  1953. struct qeth_hdr **hdr)
  1954. {
  1955. struct qdio_buffer_element *element = *__element;
  1956. int offset = *__offset;
  1957. struct sk_buff *skb = NULL;
  1958. int skb_len;
  1959. void *data_ptr;
  1960. int data_len;
  1961. QETH_DBF_TEXT(trace,6,"nextskb");
  1962. /* qeth_hdr must not cross element boundaries */
  1963. if (element->length < offset + sizeof(struct qeth_hdr)){
  1964. if (qeth_is_last_sbale(element))
  1965. return NULL;
  1966. element++;
  1967. offset = 0;
  1968. if (element->length < sizeof(struct qeth_hdr))
  1969. return NULL;
  1970. }
  1971. *hdr = element->addr + offset;
  1972. offset += sizeof(struct qeth_hdr);
  1973. if (card->options.layer2)
  1974. if (card->info.type == QETH_CARD_TYPE_OSN)
  1975. skb_len = (*hdr)->hdr.osn.pdu_length;
  1976. else
  1977. skb_len = (*hdr)->hdr.l2.pkt_length;
  1978. else
  1979. skb_len = (*hdr)->hdr.l3.length;
  1980. if (!skb_len)
  1981. return NULL;
  1982. if (card->options.fake_ll){
  1983. if(card->dev->type == ARPHRD_IEEE802_TR){
  1984. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_TR, *hdr)))
  1985. goto no_mem;
  1986. skb_reserve(skb,QETH_FAKE_LL_LEN_TR);
  1987. } else {
  1988. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_ETH, *hdr)))
  1989. goto no_mem;
  1990. skb_reserve(skb,QETH_FAKE_LL_LEN_ETH);
  1991. }
  1992. } else if (!(skb = qeth_get_skb(skb_len, *hdr)))
  1993. goto no_mem;
  1994. data_ptr = element->addr + offset;
  1995. while (skb_len) {
  1996. data_len = min(skb_len, (int)(element->length - offset));
  1997. if (data_len)
  1998. memcpy(skb_put(skb, data_len), data_ptr, data_len);
  1999. skb_len -= data_len;
  2000. if (skb_len){
  2001. if (qeth_is_last_sbale(element)){
  2002. QETH_DBF_TEXT(trace,4,"unexeob");
  2003. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2004. QETH_DBF_TEXT(qerr,2,"unexeob");
  2005. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2006. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2007. dev_kfree_skb_any(skb);
  2008. card->stats.rx_errors++;
  2009. return NULL;
  2010. }
  2011. element++;
  2012. offset = 0;
  2013. data_ptr = element->addr;
  2014. } else {
  2015. offset += data_len;
  2016. }
  2017. }
  2018. *__element = element;
  2019. *__offset = offset;
  2020. return skb;
  2021. no_mem:
  2022. if (net_ratelimit()){
  2023. PRINT_WARN("No memory for packet received on %s.\n",
  2024. QETH_CARD_IFNAME(card));
  2025. QETH_DBF_TEXT(trace,2,"noskbmem");
  2026. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2027. }
  2028. card->stats.rx_dropped++;
  2029. return NULL;
  2030. }
  2031. static inline __be16
  2032. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2033. {
  2034. struct qeth_card *card;
  2035. struct ethhdr *eth;
  2036. QETH_DBF_TEXT(trace,6,"typtrans");
  2037. card = (struct qeth_card *)dev->priv;
  2038. #ifdef CONFIG_TR
  2039. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2040. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2041. return tr_type_trans(skb,dev);
  2042. #endif /* CONFIG_TR */
  2043. skb->mac.raw = skb->data;
  2044. skb_pull(skb, ETH_HLEN );
  2045. eth = eth_hdr(skb);
  2046. if (*eth->h_dest & 1) {
  2047. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2048. skb->pkt_type = PACKET_BROADCAST;
  2049. else
  2050. skb->pkt_type = PACKET_MULTICAST;
  2051. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2052. skb->pkt_type = PACKET_OTHERHOST;
  2053. if (ntohs(eth->h_proto) >= 1536)
  2054. return eth->h_proto;
  2055. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2056. return htons(ETH_P_802_3);
  2057. return htons(ETH_P_802_2);
  2058. }
  2059. static inline void
  2060. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2061. struct qeth_hdr *hdr)
  2062. {
  2063. struct trh_hdr *fake_hdr;
  2064. struct trllc *fake_llc;
  2065. struct iphdr *ip_hdr;
  2066. QETH_DBF_TEXT(trace,5,"skbfktr");
  2067. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_TR;
  2068. /* this is a fake ethernet header */
  2069. fake_hdr = (struct trh_hdr *) skb->mac.raw;
  2070. /* the destination MAC address */
  2071. switch (skb->pkt_type){
  2072. case PACKET_MULTICAST:
  2073. switch (skb->protocol){
  2074. #ifdef CONFIG_QETH_IPV6
  2075. case __constant_htons(ETH_P_IPV6):
  2076. ndisc_mc_map((struct in6_addr *)
  2077. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2078. fake_hdr->daddr, card->dev, 0);
  2079. break;
  2080. #endif /* CONFIG_QETH_IPV6 */
  2081. case __constant_htons(ETH_P_IP):
  2082. ip_hdr = (struct iphdr *)skb->data;
  2083. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2084. break;
  2085. default:
  2086. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2087. }
  2088. break;
  2089. case PACKET_BROADCAST:
  2090. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2091. break;
  2092. default:
  2093. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2094. }
  2095. /* the source MAC address */
  2096. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2097. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2098. else
  2099. memset(fake_hdr->saddr, 0, TR_ALEN);
  2100. fake_hdr->rcf=0;
  2101. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2102. fake_llc->dsap = EXTENDED_SAP;
  2103. fake_llc->ssap = EXTENDED_SAP;
  2104. fake_llc->llc = UI_CMD;
  2105. fake_llc->protid[0] = 0;
  2106. fake_llc->protid[1] = 0;
  2107. fake_llc->protid[2] = 0;
  2108. fake_llc->ethertype = ETH_P_IP;
  2109. }
  2110. static inline void
  2111. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2112. struct qeth_hdr *hdr)
  2113. {
  2114. struct ethhdr *fake_hdr;
  2115. struct iphdr *ip_hdr;
  2116. QETH_DBF_TEXT(trace,5,"skbfketh");
  2117. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_ETH;
  2118. /* this is a fake ethernet header */
  2119. fake_hdr = (struct ethhdr *) skb->mac.raw;
  2120. /* the destination MAC address */
  2121. switch (skb->pkt_type){
  2122. case PACKET_MULTICAST:
  2123. switch (skb->protocol){
  2124. #ifdef CONFIG_QETH_IPV6
  2125. case __constant_htons(ETH_P_IPV6):
  2126. ndisc_mc_map((struct in6_addr *)
  2127. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2128. fake_hdr->h_dest, card->dev, 0);
  2129. break;
  2130. #endif /* CONFIG_QETH_IPV6 */
  2131. case __constant_htons(ETH_P_IP):
  2132. ip_hdr = (struct iphdr *)skb->data;
  2133. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2134. break;
  2135. default:
  2136. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2137. }
  2138. break;
  2139. case PACKET_BROADCAST:
  2140. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2141. break;
  2142. default:
  2143. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2144. }
  2145. /* the source MAC address */
  2146. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2147. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2148. else
  2149. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2150. /* the protocol */
  2151. fake_hdr->h_proto = skb->protocol;
  2152. }
  2153. static inline void
  2154. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2155. struct qeth_hdr *hdr)
  2156. {
  2157. if (card->dev->type == ARPHRD_IEEE802_TR)
  2158. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2159. else
  2160. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2161. }
  2162. static inline void
  2163. qeth_rebuild_skb_vlan(struct qeth_card *card, struct sk_buff *skb,
  2164. struct qeth_hdr *hdr)
  2165. {
  2166. #ifdef CONFIG_QETH_VLAN
  2167. u16 *vlan_tag;
  2168. if (hdr->hdr.l3.ext_flags &
  2169. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2170. vlan_tag = (u16 *) skb_push(skb, VLAN_HLEN);
  2171. *vlan_tag = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2172. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2173. *(vlan_tag + 1) = skb->protocol;
  2174. skb->protocol = __constant_htons(ETH_P_8021Q);
  2175. }
  2176. #endif /* CONFIG_QETH_VLAN */
  2177. }
  2178. static inline __u16
  2179. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2180. struct qeth_hdr *hdr)
  2181. {
  2182. unsigned short vlan_id = 0;
  2183. #ifdef CONFIG_QETH_VLAN
  2184. struct vlan_hdr *vhdr;
  2185. #endif
  2186. skb->pkt_type = PACKET_HOST;
  2187. skb->protocol = qeth_type_trans(skb, skb->dev);
  2188. if (card->options.checksum_type == NO_CHECKSUMMING)
  2189. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2190. else
  2191. skb->ip_summed = CHECKSUM_NONE;
  2192. #ifdef CONFIG_QETH_VLAN
  2193. if (hdr->hdr.l2.flags[2] & (QETH_LAYER2_FLAG_VLAN)) {
  2194. vhdr = (struct vlan_hdr *) skb->data;
  2195. skb->protocol =
  2196. __constant_htons(vhdr->h_vlan_encapsulated_proto);
  2197. vlan_id = hdr->hdr.l2.vlan_id;
  2198. skb_pull(skb, VLAN_HLEN);
  2199. }
  2200. #endif
  2201. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2202. return vlan_id;
  2203. }
  2204. static inline void
  2205. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2206. struct qeth_hdr *hdr)
  2207. {
  2208. #ifdef CONFIG_QETH_IPV6
  2209. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2210. skb->pkt_type = PACKET_HOST;
  2211. skb->protocol = qeth_type_trans(skb, card->dev);
  2212. return;
  2213. }
  2214. #endif /* CONFIG_QETH_IPV6 */
  2215. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2216. ETH_P_IP);
  2217. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2218. case QETH_CAST_UNICAST:
  2219. skb->pkt_type = PACKET_HOST;
  2220. break;
  2221. case QETH_CAST_MULTICAST:
  2222. skb->pkt_type = PACKET_MULTICAST;
  2223. card->stats.multicast++;
  2224. break;
  2225. case QETH_CAST_BROADCAST:
  2226. skb->pkt_type = PACKET_BROADCAST;
  2227. card->stats.multicast++;
  2228. break;
  2229. case QETH_CAST_ANYCAST:
  2230. case QETH_CAST_NOCAST:
  2231. default:
  2232. skb->pkt_type = PACKET_HOST;
  2233. }
  2234. qeth_rebuild_skb_vlan(card, skb, hdr);
  2235. if (card->options.fake_ll)
  2236. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2237. else
  2238. skb->mac.raw = skb->data;
  2239. skb->ip_summed = card->options.checksum_type;
  2240. if (card->options.checksum_type == HW_CHECKSUMMING){
  2241. if ( (hdr->hdr.l3.ext_flags &
  2242. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2243. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2244. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2245. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2246. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2247. else
  2248. skb->ip_summed = SW_CHECKSUMMING;
  2249. }
  2250. }
  2251. static inline void
  2252. qeth_process_inbound_buffer(struct qeth_card *card,
  2253. struct qeth_qdio_buffer *buf, int index)
  2254. {
  2255. struct qdio_buffer_element *element;
  2256. struct sk_buff *skb;
  2257. struct qeth_hdr *hdr;
  2258. int offset;
  2259. int rxrc;
  2260. __u16 vlan_tag = 0;
  2261. /* get first element of current buffer */
  2262. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2263. offset = 0;
  2264. #ifdef CONFIG_QETH_PERF_STATS
  2265. card->perf_stats.bufs_rec++;
  2266. #endif
  2267. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2268. &offset, &hdr))) {
  2269. skb->dev = card->dev;
  2270. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2271. vlan_tag = qeth_layer2_rebuild_skb(card, skb, hdr);
  2272. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2273. qeth_rebuild_skb(card, skb, hdr);
  2274. else { /*in case of OSN*/
  2275. skb_push(skb, sizeof(struct qeth_hdr));
  2276. memcpy(skb->data, hdr, sizeof(struct qeth_hdr));
  2277. }
  2278. /* is device UP ? */
  2279. if (!(card->dev->flags & IFF_UP)){
  2280. dev_kfree_skb_any(skb);
  2281. continue;
  2282. }
  2283. #ifdef CONFIG_QETH_VLAN
  2284. if (vlan_tag)
  2285. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2286. else
  2287. #endif
  2288. if (card->info.type == QETH_CARD_TYPE_OSN)
  2289. rxrc = card->osn_info.data_cb(skb);
  2290. else
  2291. rxrc = netif_rx(skb);
  2292. card->dev->last_rx = jiffies;
  2293. card->stats.rx_packets++;
  2294. card->stats.rx_bytes += skb->len;
  2295. }
  2296. }
  2297. static inline struct qeth_buffer_pool_entry *
  2298. qeth_get_buffer_pool_entry(struct qeth_card *card)
  2299. {
  2300. struct qeth_buffer_pool_entry *entry;
  2301. QETH_DBF_TEXT(trace, 6, "gtbfplen");
  2302. if (!list_empty(&card->qdio.in_buf_pool.entry_list)) {
  2303. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2304. struct qeth_buffer_pool_entry, list);
  2305. list_del_init(&entry->list);
  2306. return entry;
  2307. }
  2308. return NULL;
  2309. }
  2310. static inline void
  2311. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2312. {
  2313. struct qeth_buffer_pool_entry *pool_entry;
  2314. int i;
  2315. pool_entry = qeth_get_buffer_pool_entry(card);
  2316. /*
  2317. * since the buffer is accessed only from the input_tasklet
  2318. * there shouldn't be a need to synchronize; also, since we use
  2319. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2320. * buffers
  2321. */
  2322. BUG_ON(!pool_entry);
  2323. buf->pool_entry = pool_entry;
  2324. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2325. buf->buffer->element[i].length = PAGE_SIZE;
  2326. buf->buffer->element[i].addr = pool_entry->elements[i];
  2327. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2328. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2329. else
  2330. buf->buffer->element[i].flags = 0;
  2331. }
  2332. buf->state = QETH_QDIO_BUF_EMPTY;
  2333. }
  2334. static inline void
  2335. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2336. struct qeth_qdio_out_buffer *buf)
  2337. {
  2338. int i;
  2339. struct sk_buff *skb;
  2340. /* is PCI flag set on buffer? */
  2341. if (buf->buffer->element[0].flags & 0x40)
  2342. atomic_dec(&queue->set_pci_flags_count);
  2343. while ((skb = skb_dequeue(&buf->skb_list))){
  2344. atomic_dec(&skb->users);
  2345. dev_kfree_skb_any(skb);
  2346. }
  2347. qeth_eddp_buf_release_contexts(buf);
  2348. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2349. buf->buffer->element[i].length = 0;
  2350. buf->buffer->element[i].addr = NULL;
  2351. buf->buffer->element[i].flags = 0;
  2352. }
  2353. buf->next_element_to_fill = 0;
  2354. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2355. }
  2356. static inline void
  2357. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2358. {
  2359. struct qeth_qdio_q *queue = card->qdio.in_q;
  2360. int count;
  2361. int i;
  2362. int rc;
  2363. QETH_DBF_TEXT(trace,6,"queinbuf");
  2364. count = (index < queue->next_buf_to_init)?
  2365. card->qdio.in_buf_pool.buf_count -
  2366. (queue->next_buf_to_init - index) :
  2367. card->qdio.in_buf_pool.buf_count -
  2368. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2369. /* only requeue at a certain threshold to avoid SIGAs */
  2370. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2371. for (i = queue->next_buf_to_init;
  2372. i < queue->next_buf_to_init + count; ++i)
  2373. qeth_init_input_buffer(card,
  2374. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q]);
  2375. /*
  2376. * according to old code it should be avoided to requeue all
  2377. * 128 buffers in order to benefit from PCI avoidance.
  2378. * this function keeps at least one buffer (the buffer at
  2379. * 'index') un-requeued -> this buffer is the first buffer that
  2380. * will be requeued the next time
  2381. */
  2382. #ifdef CONFIG_QETH_PERF_STATS
  2383. card->perf_stats.inbound_do_qdio_cnt++;
  2384. card->perf_stats.inbound_do_qdio_start_time = qeth_get_micros();
  2385. #endif
  2386. rc = do_QDIO(CARD_DDEV(card),
  2387. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2388. 0, queue->next_buf_to_init, count, NULL);
  2389. #ifdef CONFIG_QETH_PERF_STATS
  2390. card->perf_stats.inbound_do_qdio_time += qeth_get_micros() -
  2391. card->perf_stats.inbound_do_qdio_start_time;
  2392. #endif
  2393. if (rc){
  2394. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2395. "return %i (device %s).\n",
  2396. rc, CARD_DDEV_ID(card));
  2397. QETH_DBF_TEXT(trace,2,"qinberr");
  2398. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2399. }
  2400. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2401. QDIO_MAX_BUFFERS_PER_Q;
  2402. }
  2403. }
  2404. static inline void
  2405. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2406. struct qeth_buffer_pool_entry *entry)
  2407. {
  2408. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2409. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2410. }
  2411. static void
  2412. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2413. unsigned int qdio_err, unsigned int siga_err,
  2414. unsigned int queue, int first_element, int count,
  2415. unsigned long card_ptr)
  2416. {
  2417. struct net_device *net_dev;
  2418. struct qeth_card *card;
  2419. struct qeth_qdio_buffer *buffer;
  2420. int index;
  2421. int i;
  2422. QETH_DBF_TEXT(trace, 6, "qdinput");
  2423. card = (struct qeth_card *) card_ptr;
  2424. net_dev = card->dev;
  2425. #ifdef CONFIG_QETH_PERF_STATS
  2426. card->perf_stats.inbound_cnt++;
  2427. card->perf_stats.inbound_start_time = qeth_get_micros();
  2428. #endif
  2429. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2430. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2431. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2432. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2433. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2434. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2435. qeth_schedule_recovery(card);
  2436. return;
  2437. }
  2438. }
  2439. for (i = first_element; i < (first_element + count); ++i) {
  2440. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2441. buffer = &card->qdio.in_q->bufs[index];
  2442. if (!((status == QDIO_STATUS_LOOK_FOR_ERROR) &&
  2443. qeth_check_for_inbound_error(buffer, qdio_err, siga_err)))
  2444. qeth_process_inbound_buffer(card, buffer, index);
  2445. /* clear buffer and give back to hardware */
  2446. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2447. qeth_queue_input_buffer(card, index);
  2448. }
  2449. #ifdef CONFIG_QETH_PERF_STATS
  2450. card->perf_stats.inbound_time += qeth_get_micros() -
  2451. card->perf_stats.inbound_start_time;
  2452. #endif
  2453. }
  2454. static inline int
  2455. qeth_handle_send_error(struct qeth_card *card,
  2456. struct qeth_qdio_out_buffer *buffer,
  2457. int qdio_err, int siga_err)
  2458. {
  2459. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2460. int cc = siga_err & 3;
  2461. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2462. switch (cc) {
  2463. case 0:
  2464. if (qdio_err){
  2465. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2466. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2467. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2468. (u16)qdio_err, (u8)sbalf15);
  2469. return QETH_SEND_ERROR_LINK_FAILURE;
  2470. }
  2471. return QETH_SEND_ERROR_NONE;
  2472. case 2:
  2473. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2474. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2475. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2476. return QETH_SEND_ERROR_KICK_IT;
  2477. }
  2478. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2479. return QETH_SEND_ERROR_RETRY;
  2480. return QETH_SEND_ERROR_LINK_FAILURE;
  2481. /* look at qdio_error and sbalf 15 */
  2482. case 1:
  2483. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2484. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2485. return QETH_SEND_ERROR_LINK_FAILURE;
  2486. case 3:
  2487. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2488. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2489. return QETH_SEND_ERROR_KICK_IT;
  2490. }
  2491. return QETH_SEND_ERROR_LINK_FAILURE;
  2492. }
  2493. void
  2494. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2495. int index, int count)
  2496. {
  2497. struct qeth_qdio_out_buffer *buf;
  2498. int rc;
  2499. int i;
  2500. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2501. for (i = index; i < index + count; ++i) {
  2502. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2503. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2504. SBAL_FLAGS_LAST_ENTRY;
  2505. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2506. continue;
  2507. if (!queue->do_pack){
  2508. if ((atomic_read(&queue->used_buffers) >=
  2509. (QETH_HIGH_WATERMARK_PACK -
  2510. QETH_WATERMARK_PACK_FUZZ)) &&
  2511. !atomic_read(&queue->set_pci_flags_count)){
  2512. /* it's likely that we'll go to packing
  2513. * mode soon */
  2514. atomic_inc(&queue->set_pci_flags_count);
  2515. buf->buffer->element[0].flags |= 0x40;
  2516. }
  2517. } else {
  2518. if (!atomic_read(&queue->set_pci_flags_count)){
  2519. /*
  2520. * there's no outstanding PCI any more, so we
  2521. * have to request a PCI to be sure the the PCI
  2522. * will wake at some time in the future then we
  2523. * can flush packed buffers that might still be
  2524. * hanging around, which can happen if no
  2525. * further send was requested by the stack
  2526. */
  2527. atomic_inc(&queue->set_pci_flags_count);
  2528. buf->buffer->element[0].flags |= 0x40;
  2529. }
  2530. }
  2531. }
  2532. queue->card->dev->trans_start = jiffies;
  2533. #ifdef CONFIG_QETH_PERF_STATS
  2534. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2535. queue->card->perf_stats.outbound_do_qdio_start_time = qeth_get_micros();
  2536. #endif
  2537. if (under_int)
  2538. rc = do_QDIO(CARD_DDEV(queue->card),
  2539. QDIO_FLAG_SYNC_OUTPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2540. queue->queue_no, index, count, NULL);
  2541. else
  2542. rc = do_QDIO(CARD_DDEV(queue->card), QDIO_FLAG_SYNC_OUTPUT,
  2543. queue->queue_no, index, count, NULL);
  2544. #ifdef CONFIG_QETH_PERF_STATS
  2545. queue->card->perf_stats.outbound_do_qdio_time += qeth_get_micros() -
  2546. queue->card->perf_stats.outbound_do_qdio_start_time;
  2547. #endif
  2548. if (rc){
  2549. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2550. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2551. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2552. queue->card->stats.tx_errors += count;
  2553. /* this must not happen under normal circumstances. if it
  2554. * happens something is really wrong -> recover */
  2555. qeth_schedule_recovery(queue->card);
  2556. return;
  2557. }
  2558. atomic_add(count, &queue->used_buffers);
  2559. #ifdef CONFIG_QETH_PERF_STATS
  2560. queue->card->perf_stats.bufs_sent += count;
  2561. #endif
  2562. }
  2563. /*
  2564. * Switched to packing state if the number of used buffers on a queue
  2565. * reaches a certain limit.
  2566. */
  2567. static inline void
  2568. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2569. {
  2570. if (!queue->do_pack) {
  2571. if (atomic_read(&queue->used_buffers)
  2572. >= QETH_HIGH_WATERMARK_PACK){
  2573. /* switch non-PACKING -> PACKING */
  2574. QETH_DBF_TEXT(trace, 6, "np->pack");
  2575. #ifdef CONFIG_QETH_PERF_STATS
  2576. queue->card->perf_stats.sc_dp_p++;
  2577. #endif
  2578. queue->do_pack = 1;
  2579. }
  2580. }
  2581. }
  2582. /*
  2583. * Switches from packing to non-packing mode. If there is a packing
  2584. * buffer on the queue this buffer will be prepared to be flushed.
  2585. * In that case 1 is returned to inform the caller. If no buffer
  2586. * has to be flushed, zero is returned.
  2587. */
  2588. static inline int
  2589. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2590. {
  2591. struct qeth_qdio_out_buffer *buffer;
  2592. int flush_count = 0;
  2593. if (queue->do_pack) {
  2594. if (atomic_read(&queue->used_buffers)
  2595. <= QETH_LOW_WATERMARK_PACK) {
  2596. /* switch PACKING -> non-PACKING */
  2597. QETH_DBF_TEXT(trace, 6, "pack->np");
  2598. #ifdef CONFIG_QETH_PERF_STATS
  2599. queue->card->perf_stats.sc_p_dp++;
  2600. #endif
  2601. queue->do_pack = 0;
  2602. /* flush packing buffers */
  2603. buffer = &queue->bufs[queue->next_buf_to_fill];
  2604. if ((atomic_read(&buffer->state) ==
  2605. QETH_QDIO_BUF_EMPTY) &&
  2606. (buffer->next_element_to_fill > 0)) {
  2607. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2608. flush_count++;
  2609. queue->next_buf_to_fill =
  2610. (queue->next_buf_to_fill + 1) %
  2611. QDIO_MAX_BUFFERS_PER_Q;
  2612. }
  2613. }
  2614. }
  2615. return flush_count;
  2616. }
  2617. /*
  2618. * Called to flush a packing buffer if no more pci flags are on the queue.
  2619. * Checks if there is a packing buffer and prepares it to be flushed.
  2620. * In that case returns 1, otherwise zero.
  2621. */
  2622. static inline int
  2623. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2624. {
  2625. struct qeth_qdio_out_buffer *buffer;
  2626. buffer = &queue->bufs[queue->next_buf_to_fill];
  2627. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2628. (buffer->next_element_to_fill > 0)){
  2629. /* it's a packing buffer */
  2630. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2631. queue->next_buf_to_fill =
  2632. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2633. return 1;
  2634. }
  2635. return 0;
  2636. }
  2637. static inline void
  2638. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2639. {
  2640. int index;
  2641. int flush_cnt = 0;
  2642. int q_was_packing = 0;
  2643. /*
  2644. * check if weed have to switch to non-packing mode or if
  2645. * we have to get a pci flag out on the queue
  2646. */
  2647. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2648. !atomic_read(&queue->set_pci_flags_count)){
  2649. if (atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2650. QETH_OUT_Q_UNLOCKED) {
  2651. /*
  2652. * If we get in here, there was no action in
  2653. * do_send_packet. So, we check if there is a
  2654. * packing buffer to be flushed here.
  2655. */
  2656. netif_stop_queue(queue->card->dev);
  2657. index = queue->next_buf_to_fill;
  2658. q_was_packing = queue->do_pack;
  2659. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2660. if (!flush_cnt &&
  2661. !atomic_read(&queue->set_pci_flags_count))
  2662. flush_cnt +=
  2663. qeth_flush_buffers_on_no_pci(queue);
  2664. #ifdef CONFIG_QETH_PERF_STATS
  2665. if (q_was_packing)
  2666. queue->card->perf_stats.bufs_sent_pack +=
  2667. flush_cnt;
  2668. #endif
  2669. if (flush_cnt)
  2670. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2671. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2672. }
  2673. }
  2674. }
  2675. static void
  2676. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2677. unsigned int qdio_error, unsigned int siga_error,
  2678. unsigned int __queue, int first_element, int count,
  2679. unsigned long card_ptr)
  2680. {
  2681. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2682. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2683. struct qeth_qdio_out_buffer *buffer;
  2684. int i;
  2685. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2686. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2687. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2688. QETH_DBF_TEXT(trace, 2, "achkcond");
  2689. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2690. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2691. netif_stop_queue(card->dev);
  2692. qeth_schedule_recovery(card);
  2693. return;
  2694. }
  2695. }
  2696. #ifdef CONFIG_QETH_PERF_STATS
  2697. card->perf_stats.outbound_handler_cnt++;
  2698. card->perf_stats.outbound_handler_start_time = qeth_get_micros();
  2699. #endif
  2700. for(i = first_element; i < (first_element + count); ++i){
  2701. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2702. /*we only handle the KICK_IT error by doing a recovery */
  2703. if (qeth_handle_send_error(card, buffer, qdio_error, siga_error)
  2704. == QETH_SEND_ERROR_KICK_IT){
  2705. netif_stop_queue(card->dev);
  2706. qeth_schedule_recovery(card);
  2707. return;
  2708. }
  2709. qeth_clear_output_buffer(queue, buffer);
  2710. }
  2711. atomic_sub(count, &queue->used_buffers);
  2712. /* check if we need to do something on this outbound queue */
  2713. if (card->info.type != QETH_CARD_TYPE_IQD)
  2714. qeth_check_outbound_queue(queue);
  2715. netif_wake_queue(queue->card->dev);
  2716. #ifdef CONFIG_QETH_PERF_STATS
  2717. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2718. card->perf_stats.outbound_handler_start_time;
  2719. #endif
  2720. }
  2721. static void
  2722. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2723. {
  2724. param_field[0] = _ascebc['P'];
  2725. param_field[1] = _ascebc['C'];
  2726. param_field[2] = _ascebc['I'];
  2727. param_field[3] = _ascebc['T'];
  2728. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2729. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2730. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2731. }
  2732. static void
  2733. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2734. {
  2735. param_field[16] = _ascebc['B'];
  2736. param_field[17] = _ascebc['L'];
  2737. param_field[18] = _ascebc['K'];
  2738. param_field[19] = _ascebc['T'];
  2739. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2740. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2741. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2742. }
  2743. static void
  2744. qeth_initialize_working_pool_list(struct qeth_card *card)
  2745. {
  2746. struct qeth_buffer_pool_entry *entry;
  2747. QETH_DBF_TEXT(trace,5,"inwrklst");
  2748. list_for_each_entry(entry,
  2749. &card->qdio.init_pool.entry_list, init_list) {
  2750. qeth_put_buffer_pool_entry(card,entry);
  2751. }
  2752. }
  2753. static void
  2754. qeth_clear_working_pool_list(struct qeth_card *card)
  2755. {
  2756. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2757. QETH_DBF_TEXT(trace,5,"clwrklst");
  2758. list_for_each_entry_safe(pool_entry, tmp,
  2759. &card->qdio.in_buf_pool.entry_list, list){
  2760. list_del(&pool_entry->list);
  2761. }
  2762. }
  2763. static void
  2764. qeth_free_buffer_pool(struct qeth_card *card)
  2765. {
  2766. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2767. int i=0;
  2768. QETH_DBF_TEXT(trace,5,"freepool");
  2769. list_for_each_entry_safe(pool_entry, tmp,
  2770. &card->qdio.init_pool.entry_list, init_list){
  2771. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2772. free_page((unsigned long)pool_entry->elements[i]);
  2773. list_del(&pool_entry->init_list);
  2774. kfree(pool_entry);
  2775. }
  2776. }
  2777. static int
  2778. qeth_alloc_buffer_pool(struct qeth_card *card)
  2779. {
  2780. struct qeth_buffer_pool_entry *pool_entry;
  2781. void *ptr;
  2782. int i, j;
  2783. QETH_DBF_TEXT(trace,5,"alocpool");
  2784. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2785. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2786. if (!pool_entry){
  2787. qeth_free_buffer_pool(card);
  2788. return -ENOMEM;
  2789. }
  2790. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2791. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2792. if (!ptr) {
  2793. while (j > 0)
  2794. free_page((unsigned long)
  2795. pool_entry->elements[--j]);
  2796. kfree(pool_entry);
  2797. qeth_free_buffer_pool(card);
  2798. return -ENOMEM;
  2799. }
  2800. pool_entry->elements[j] = ptr;
  2801. }
  2802. list_add(&pool_entry->init_list,
  2803. &card->qdio.init_pool.entry_list);
  2804. }
  2805. return 0;
  2806. }
  2807. int
  2808. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2809. {
  2810. QETH_DBF_TEXT(trace, 2, "realcbp");
  2811. if ((card->state != CARD_STATE_DOWN) &&
  2812. (card->state != CARD_STATE_RECOVER))
  2813. return -EPERM;
  2814. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2815. qeth_clear_working_pool_list(card);
  2816. qeth_free_buffer_pool(card);
  2817. card->qdio.in_buf_pool.buf_count = bufcnt;
  2818. card->qdio.init_pool.buf_count = bufcnt;
  2819. return qeth_alloc_buffer_pool(card);
  2820. }
  2821. static int
  2822. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2823. {
  2824. int i, j;
  2825. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2826. if (card->qdio.state == QETH_QDIO_ALLOCATED)
  2827. return 0;
  2828. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2829. GFP_KERNEL|GFP_DMA);
  2830. if (!card->qdio.in_q)
  2831. return - ENOMEM;
  2832. QETH_DBF_TEXT(setup, 2, "inq");
  2833. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2834. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2835. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2836. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2837. card->qdio.in_q->bufs[i].buffer =
  2838. &card->qdio.in_q->qdio_bufs[i];
  2839. /* inbound buffer pool */
  2840. if (qeth_alloc_buffer_pool(card)){
  2841. kfree(card->qdio.in_q);
  2842. return -ENOMEM;
  2843. }
  2844. /* outbound */
  2845. card->qdio.out_qs =
  2846. kmalloc(card->qdio.no_out_queues *
  2847. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2848. if (!card->qdio.out_qs){
  2849. qeth_free_buffer_pool(card);
  2850. return -ENOMEM;
  2851. }
  2852. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2853. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  2854. GFP_KERNEL|GFP_DMA);
  2855. if (!card->qdio.out_qs[i]){
  2856. while (i > 0)
  2857. kfree(card->qdio.out_qs[--i]);
  2858. kfree(card->qdio.out_qs);
  2859. return -ENOMEM;
  2860. }
  2861. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  2862. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  2863. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  2864. card->qdio.out_qs[i]->queue_no = i;
  2865. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2866. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2867. card->qdio.out_qs[i]->bufs[j].buffer =
  2868. &card->qdio.out_qs[i]->qdio_bufs[j];
  2869. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  2870. skb_list);
  2871. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  2872. }
  2873. }
  2874. card->qdio.state = QETH_QDIO_ALLOCATED;
  2875. return 0;
  2876. }
  2877. static void
  2878. qeth_free_qdio_buffers(struct qeth_card *card)
  2879. {
  2880. int i, j;
  2881. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  2882. if (card->qdio.state == QETH_QDIO_UNINITIALIZED)
  2883. return;
  2884. kfree(card->qdio.in_q);
  2885. /* inbound buffer pool */
  2886. qeth_free_buffer_pool(card);
  2887. /* free outbound qdio_qs */
  2888. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2889. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2890. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2891. &card->qdio.out_qs[i]->bufs[j]);
  2892. kfree(card->qdio.out_qs[i]);
  2893. }
  2894. kfree(card->qdio.out_qs);
  2895. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2896. }
  2897. static void
  2898. qeth_clear_qdio_buffers(struct qeth_card *card)
  2899. {
  2900. int i, j;
  2901. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  2902. /* clear outbound buffers to free skbs */
  2903. for (i = 0; i < card->qdio.no_out_queues; ++i)
  2904. if (card->qdio.out_qs[i]){
  2905. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2906. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2907. &card->qdio.out_qs[i]->bufs[j]);
  2908. }
  2909. }
  2910. static void
  2911. qeth_init_qdio_info(struct qeth_card *card)
  2912. {
  2913. QETH_DBF_TEXT(setup, 4, "intqdinf");
  2914. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2915. /* inbound */
  2916. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  2917. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  2918. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  2919. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  2920. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  2921. /* outbound */
  2922. }
  2923. static int
  2924. qeth_init_qdio_queues(struct qeth_card *card)
  2925. {
  2926. int i, j;
  2927. int rc;
  2928. QETH_DBF_TEXT(setup, 2, "initqdqs");
  2929. /* inbound queue */
  2930. memset(card->qdio.in_q->qdio_bufs, 0,
  2931. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2932. qeth_initialize_working_pool_list(card);
  2933. /*give only as many buffers to hardware as we have buffer pool entries*/
  2934. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2935. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2936. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  2937. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2938. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2939. if (rc) {
  2940. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  2941. return rc;
  2942. }
  2943. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2944. if (rc) {
  2945. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  2946. return rc;
  2947. }
  2948. /* outbound queue */
  2949. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2950. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2951. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2952. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2953. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2954. &card->qdio.out_qs[i]->bufs[j]);
  2955. }
  2956. card->qdio.out_qs[i]->card = card;
  2957. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2958. card->qdio.out_qs[i]->do_pack = 0;
  2959. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  2960. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2961. atomic_set(&card->qdio.out_qs[i]->state,
  2962. QETH_OUT_Q_UNLOCKED);
  2963. }
  2964. return 0;
  2965. }
  2966. static int
  2967. qeth_qdio_establish(struct qeth_card *card)
  2968. {
  2969. struct qdio_initialize init_data;
  2970. char *qib_param_field;
  2971. struct qdio_buffer **in_sbal_ptrs;
  2972. struct qdio_buffer **out_sbal_ptrs;
  2973. int i, j, k;
  2974. int rc;
  2975. QETH_DBF_TEXT(setup, 2, "qdioest");
  2976. qib_param_field = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  2977. GFP_KERNEL);
  2978. if (!qib_param_field)
  2979. return -ENOMEM;
  2980. memset(qib_param_field, 0, QDIO_MAX_BUFFERS_PER_Q * sizeof(char));
  2981. qeth_create_qib_param_field(card, qib_param_field);
  2982. qeth_create_qib_param_field_blkt(card, qib_param_field);
  2983. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  2984. GFP_KERNEL);
  2985. if (!in_sbal_ptrs) {
  2986. kfree(qib_param_field);
  2987. return -ENOMEM;
  2988. }
  2989. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2990. in_sbal_ptrs[i] = (struct qdio_buffer *)
  2991. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  2992. out_sbal_ptrs =
  2993. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  2994. sizeof(void *), GFP_KERNEL);
  2995. if (!out_sbal_ptrs) {
  2996. kfree(in_sbal_ptrs);
  2997. kfree(qib_param_field);
  2998. return -ENOMEM;
  2999. }
  3000. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3001. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3002. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3003. virt_to_phys(card->qdio.out_qs[i]->
  3004. bufs[j].buffer);
  3005. }
  3006. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3007. init_data.cdev = CARD_DDEV(card);
  3008. init_data.q_format = qeth_get_qdio_q_format(card);
  3009. init_data.qib_param_field_format = 0;
  3010. init_data.qib_param_field = qib_param_field;
  3011. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3012. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3013. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3014. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3015. init_data.no_input_qs = 1;
  3016. init_data.no_output_qs = card->qdio.no_out_queues;
  3017. init_data.input_handler = (qdio_handler_t *)
  3018. qeth_qdio_input_handler;
  3019. init_data.output_handler = (qdio_handler_t *)
  3020. qeth_qdio_output_handler;
  3021. init_data.int_parm = (unsigned long) card;
  3022. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3023. QDIO_OUTBOUND_0COPY_SBALS |
  3024. QDIO_USE_OUTBOUND_PCIS;
  3025. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3026. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3027. if (!(rc = qdio_initialize(&init_data)))
  3028. card->qdio.state = QETH_QDIO_ESTABLISHED;
  3029. kfree(out_sbal_ptrs);
  3030. kfree(in_sbal_ptrs);
  3031. kfree(qib_param_field);
  3032. return rc;
  3033. }
  3034. static int
  3035. qeth_qdio_activate(struct qeth_card *card)
  3036. {
  3037. QETH_DBF_TEXT(setup,3,"qdioact");
  3038. return qdio_activate(CARD_DDEV(card), 0);
  3039. }
  3040. static int
  3041. qeth_clear_channel(struct qeth_channel *channel)
  3042. {
  3043. unsigned long flags;
  3044. struct qeth_card *card;
  3045. int rc;
  3046. QETH_DBF_TEXT(trace,3,"clearch");
  3047. card = CARD_FROM_CDEV(channel->ccwdev);
  3048. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3049. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3050. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3051. if (rc)
  3052. return rc;
  3053. rc = wait_event_interruptible_timeout(card->wait_q,
  3054. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3055. if (rc == -ERESTARTSYS)
  3056. return rc;
  3057. if (channel->state != CH_STATE_STOPPED)
  3058. return -ETIME;
  3059. channel->state = CH_STATE_DOWN;
  3060. return 0;
  3061. }
  3062. static int
  3063. qeth_halt_channel(struct qeth_channel *channel)
  3064. {
  3065. unsigned long flags;
  3066. struct qeth_card *card;
  3067. int rc;
  3068. QETH_DBF_TEXT(trace,3,"haltch");
  3069. card = CARD_FROM_CDEV(channel->ccwdev);
  3070. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3071. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3072. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3073. if (rc)
  3074. return rc;
  3075. rc = wait_event_interruptible_timeout(card->wait_q,
  3076. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3077. if (rc == -ERESTARTSYS)
  3078. return rc;
  3079. if (channel->state != CH_STATE_HALTED)
  3080. return -ETIME;
  3081. return 0;
  3082. }
  3083. static int
  3084. qeth_halt_channels(struct qeth_card *card)
  3085. {
  3086. int rc1 = 0, rc2=0, rc3 = 0;
  3087. QETH_DBF_TEXT(trace,3,"haltchs");
  3088. rc1 = qeth_halt_channel(&card->read);
  3089. rc2 = qeth_halt_channel(&card->write);
  3090. rc3 = qeth_halt_channel(&card->data);
  3091. if (rc1)
  3092. return rc1;
  3093. if (rc2)
  3094. return rc2;
  3095. return rc3;
  3096. }
  3097. static int
  3098. qeth_clear_channels(struct qeth_card *card)
  3099. {
  3100. int rc1 = 0, rc2=0, rc3 = 0;
  3101. QETH_DBF_TEXT(trace,3,"clearchs");
  3102. rc1 = qeth_clear_channel(&card->read);
  3103. rc2 = qeth_clear_channel(&card->write);
  3104. rc3 = qeth_clear_channel(&card->data);
  3105. if (rc1)
  3106. return rc1;
  3107. if (rc2)
  3108. return rc2;
  3109. return rc3;
  3110. }
  3111. static int
  3112. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3113. {
  3114. int rc = 0;
  3115. QETH_DBF_TEXT(trace,3,"clhacrd");
  3116. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3117. if (halt)
  3118. rc = qeth_halt_channels(card);
  3119. if (rc)
  3120. return rc;
  3121. return qeth_clear_channels(card);
  3122. }
  3123. static int
  3124. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3125. {
  3126. int rc = 0;
  3127. QETH_DBF_TEXT(trace,3,"qdioclr");
  3128. if (card->qdio.state == QETH_QDIO_ESTABLISHED){
  3129. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3130. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3131. QDIO_FLAG_CLEANUP_USING_HALT :
  3132. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3133. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3134. card->qdio.state = QETH_QDIO_ALLOCATED;
  3135. }
  3136. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3137. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3138. card->state = CARD_STATE_DOWN;
  3139. return rc;
  3140. }
  3141. static int
  3142. qeth_dm_act(struct qeth_card *card)
  3143. {
  3144. int rc;
  3145. struct qeth_cmd_buffer *iob;
  3146. QETH_DBF_TEXT(setup,2,"dmact");
  3147. iob = qeth_wait_for_buffer(&card->write);
  3148. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3149. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3150. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3151. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3152. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3153. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3154. return rc;
  3155. }
  3156. static int
  3157. qeth_mpc_initialize(struct qeth_card *card)
  3158. {
  3159. int rc;
  3160. QETH_DBF_TEXT(setup,2,"mpcinit");
  3161. if ((rc = qeth_issue_next_read(card))){
  3162. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3163. return rc;
  3164. }
  3165. if ((rc = qeth_cm_enable(card))){
  3166. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3167. goto out_qdio;
  3168. }
  3169. if ((rc = qeth_cm_setup(card))){
  3170. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3171. goto out_qdio;
  3172. }
  3173. if ((rc = qeth_ulp_enable(card))){
  3174. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3175. goto out_qdio;
  3176. }
  3177. if ((rc = qeth_ulp_setup(card))){
  3178. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3179. goto out_qdio;
  3180. }
  3181. if ((rc = qeth_alloc_qdio_buffers(card))){
  3182. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3183. goto out_qdio;
  3184. }
  3185. if ((rc = qeth_qdio_establish(card))){
  3186. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3187. qeth_free_qdio_buffers(card);
  3188. goto out_qdio;
  3189. }
  3190. if ((rc = qeth_qdio_activate(card))){
  3191. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3192. goto out_qdio;
  3193. }
  3194. if ((rc = qeth_dm_act(card))){
  3195. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3196. goto out_qdio;
  3197. }
  3198. return 0;
  3199. out_qdio:
  3200. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3201. return rc;
  3202. }
  3203. static struct net_device *
  3204. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3205. {
  3206. struct net_device *dev = NULL;
  3207. switch (type) {
  3208. case QETH_CARD_TYPE_OSAE:
  3209. switch (linktype) {
  3210. case QETH_LINK_TYPE_LANE_TR:
  3211. case QETH_LINK_TYPE_HSTR:
  3212. #ifdef CONFIG_TR
  3213. dev = alloc_trdev(0);
  3214. #endif /* CONFIG_TR */
  3215. break;
  3216. default:
  3217. dev = alloc_etherdev(0);
  3218. }
  3219. break;
  3220. case QETH_CARD_TYPE_IQD:
  3221. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3222. break;
  3223. case QETH_CARD_TYPE_OSN:
  3224. dev = alloc_netdev(0, "osn%d", ether_setup);
  3225. break;
  3226. default:
  3227. dev = alloc_etherdev(0);
  3228. }
  3229. return dev;
  3230. }
  3231. /*hard_header fake function; used in case fake_ll is set */
  3232. static int
  3233. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3234. unsigned short type, void *daddr, void *saddr,
  3235. unsigned len)
  3236. {
  3237. if(dev->type == ARPHRD_IEEE802_TR){
  3238. struct trh_hdr *hdr;
  3239. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3240. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3241. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3242. return QETH_FAKE_LL_LEN_TR;
  3243. } else {
  3244. struct ethhdr *hdr;
  3245. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3246. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3247. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3248. if (type != ETH_P_802_3)
  3249. hdr->h_proto = htons(type);
  3250. else
  3251. hdr->h_proto = htons(len);
  3252. return QETH_FAKE_LL_LEN_ETH;
  3253. }
  3254. }
  3255. static inline int
  3256. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3257. static int
  3258. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3259. {
  3260. int rc;
  3261. struct qeth_card *card;
  3262. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3263. card = (struct qeth_card *)dev->priv;
  3264. if (skb==NULL) {
  3265. card->stats.tx_dropped++;
  3266. card->stats.tx_errors++;
  3267. /* return OK; otherwise ksoftirqd goes to 100% */
  3268. return NETDEV_TX_OK;
  3269. }
  3270. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3271. card->stats.tx_dropped++;
  3272. card->stats.tx_errors++;
  3273. card->stats.tx_carrier_errors++;
  3274. dev_kfree_skb_any(skb);
  3275. /* return OK; otherwise ksoftirqd goes to 100% */
  3276. return NETDEV_TX_OK;
  3277. }
  3278. #ifdef CONFIG_QETH_PERF_STATS
  3279. card->perf_stats.outbound_cnt++;
  3280. card->perf_stats.outbound_start_time = qeth_get_micros();
  3281. #endif
  3282. netif_stop_queue(dev);
  3283. if ((rc = qeth_send_packet(card, skb))) {
  3284. if (rc == -EBUSY) {
  3285. return NETDEV_TX_BUSY;
  3286. } else {
  3287. card->stats.tx_errors++;
  3288. card->stats.tx_dropped++;
  3289. dev_kfree_skb_any(skb);
  3290. /*set to OK; otherwise ksoftirqd goes to 100% */
  3291. rc = NETDEV_TX_OK;
  3292. }
  3293. }
  3294. netif_wake_queue(dev);
  3295. #ifdef CONFIG_QETH_PERF_STATS
  3296. card->perf_stats.outbound_time += qeth_get_micros() -
  3297. card->perf_stats.outbound_start_time;
  3298. #endif
  3299. return rc;
  3300. }
  3301. static int
  3302. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3303. {
  3304. int rc = 0;
  3305. #ifdef CONFIG_QETH_VLAN
  3306. struct vlan_group *vg;
  3307. int i;
  3308. if (!(vg = card->vlangrp))
  3309. return rc;
  3310. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3311. if (vg->vlan_devices[i] == dev){
  3312. rc = QETH_VLAN_CARD;
  3313. break;
  3314. }
  3315. }
  3316. #endif
  3317. return rc;
  3318. }
  3319. static int
  3320. qeth_verify_dev(struct net_device *dev)
  3321. {
  3322. struct qeth_card *card;
  3323. unsigned long flags;
  3324. int rc = 0;
  3325. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3326. list_for_each_entry(card, &qeth_card_list.list, list){
  3327. if (card->dev == dev){
  3328. rc = QETH_REAL_CARD;
  3329. break;
  3330. }
  3331. rc = qeth_verify_vlan_dev(dev, card);
  3332. if (rc)
  3333. break;
  3334. }
  3335. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3336. return rc;
  3337. }
  3338. static struct qeth_card *
  3339. qeth_get_card_from_dev(struct net_device *dev)
  3340. {
  3341. struct qeth_card *card = NULL;
  3342. int rc;
  3343. rc = qeth_verify_dev(dev);
  3344. if (rc == QETH_REAL_CARD)
  3345. card = (struct qeth_card *)dev->priv;
  3346. else if (rc == QETH_VLAN_CARD)
  3347. card = (struct qeth_card *)
  3348. VLAN_DEV_INFO(dev)->real_dev->priv;
  3349. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3350. return card ;
  3351. }
  3352. static void
  3353. qeth_tx_timeout(struct net_device *dev)
  3354. {
  3355. struct qeth_card *card;
  3356. card = (struct qeth_card *) dev->priv;
  3357. card->stats.tx_errors++;
  3358. qeth_schedule_recovery(card);
  3359. }
  3360. static int
  3361. qeth_open(struct net_device *dev)
  3362. {
  3363. struct qeth_card *card;
  3364. QETH_DBF_TEXT(trace, 4, "qethopen");
  3365. card = (struct qeth_card *) dev->priv;
  3366. if (card->state != CARD_STATE_SOFTSETUP)
  3367. return -ENODEV;
  3368. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3369. (card->options.layer2) &&
  3370. (!card->info.layer2_mac_registered)) {
  3371. QETH_DBF_TEXT(trace,4,"nomacadr");
  3372. return -EPERM;
  3373. }
  3374. card->dev->flags |= IFF_UP;
  3375. netif_start_queue(dev);
  3376. card->data.state = CH_STATE_UP;
  3377. card->state = CARD_STATE_UP;
  3378. if (!card->lan_online){
  3379. if (netif_carrier_ok(dev))
  3380. netif_carrier_off(dev);
  3381. }
  3382. return 0;
  3383. }
  3384. static int
  3385. qeth_stop(struct net_device *dev)
  3386. {
  3387. struct qeth_card *card;
  3388. QETH_DBF_TEXT(trace, 4, "qethstop");
  3389. card = (struct qeth_card *) dev->priv;
  3390. netif_stop_queue(dev);
  3391. card->dev->flags &= ~IFF_UP;
  3392. if (card->state == CARD_STATE_UP)
  3393. card->state = CARD_STATE_SOFTSETUP;
  3394. return 0;
  3395. }
  3396. static inline int
  3397. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3398. {
  3399. int cast_type = RTN_UNSPEC;
  3400. if (card->info.type == QETH_CARD_TYPE_OSN)
  3401. return cast_type;
  3402. if (skb->dst && skb->dst->neighbour){
  3403. cast_type = skb->dst->neighbour->type;
  3404. if ((cast_type == RTN_BROADCAST) ||
  3405. (cast_type == RTN_MULTICAST) ||
  3406. (cast_type == RTN_ANYCAST))
  3407. return cast_type;
  3408. else
  3409. return RTN_UNSPEC;
  3410. }
  3411. /* try something else */
  3412. if (skb->protocol == ETH_P_IPV6)
  3413. return (skb->nh.raw[24] == 0xff) ? RTN_MULTICAST : 0;
  3414. else if (skb->protocol == ETH_P_IP)
  3415. return ((skb->nh.raw[16] & 0xf0) == 0xe0) ? RTN_MULTICAST : 0;
  3416. /* ... */
  3417. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3418. return RTN_BROADCAST;
  3419. else {
  3420. u16 hdr_mac;
  3421. hdr_mac = *((u16 *)skb->data);
  3422. /* tr multicast? */
  3423. switch (card->info.link_type) {
  3424. case QETH_LINK_TYPE_HSTR:
  3425. case QETH_LINK_TYPE_LANE_TR:
  3426. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3427. (hdr_mac == QETH_TR_MAC_C))
  3428. return RTN_MULTICAST;
  3429. /* eth or so multicast? */
  3430. default:
  3431. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3432. (hdr_mac == QETH_ETH_MAC_V6))
  3433. return RTN_MULTICAST;
  3434. }
  3435. }
  3436. return cast_type;
  3437. }
  3438. static inline int
  3439. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3440. int ipv, int cast_type)
  3441. {
  3442. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3443. return card->qdio.default_out_queue;
  3444. switch (card->qdio.no_out_queues) {
  3445. case 4:
  3446. if (cast_type && card->info.is_multicast_different)
  3447. return card->info.is_multicast_different &
  3448. (card->qdio.no_out_queues - 1);
  3449. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3450. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3451. if (skb->nh.iph->tos & IP_TOS_NOTIMPORTANT)
  3452. return 3;
  3453. if (skb->nh.iph->tos & IP_TOS_HIGHRELIABILITY)
  3454. return 2;
  3455. if (skb->nh.iph->tos & IP_TOS_HIGHTHROUGHPUT)
  3456. return 1;
  3457. if (skb->nh.iph->tos & IP_TOS_LOWDELAY)
  3458. return 0;
  3459. }
  3460. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3461. return 3 - (skb->nh.iph->tos >> 6);
  3462. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3463. /* TODO: IPv6!!! */
  3464. }
  3465. return card->qdio.default_out_queue;
  3466. case 1: /* fallthrough for single-out-queue 1920-device */
  3467. default:
  3468. return card->qdio.default_out_queue;
  3469. }
  3470. }
  3471. static inline int
  3472. qeth_get_ip_version(struct sk_buff *skb)
  3473. {
  3474. switch (skb->protocol) {
  3475. case ETH_P_IPV6:
  3476. return 6;
  3477. case ETH_P_IP:
  3478. return 4;
  3479. default:
  3480. return 0;
  3481. }
  3482. }
  3483. static inline int
  3484. qeth_prepare_skb(struct qeth_card *card, struct sk_buff **skb,
  3485. struct qeth_hdr **hdr, int ipv)
  3486. {
  3487. int rc = 0;
  3488. #ifdef CONFIG_QETH_VLAN
  3489. u16 *tag;
  3490. #endif
  3491. QETH_DBF_TEXT(trace, 6, "prepskb");
  3492. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3493. *hdr = (struct qeth_hdr *)(*skb)->data;
  3494. return rc;
  3495. }
  3496. rc = qeth_realloc_headroom(card, skb, sizeof(struct qeth_hdr));
  3497. if (rc)
  3498. return rc;
  3499. #ifdef CONFIG_QETH_VLAN
  3500. if (card->vlangrp && vlan_tx_tag_present(*skb) &&
  3501. ((ipv == 6) || card->options.layer2) ) {
  3502. /*
  3503. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3504. * to the beginning of the new header. We are using three
  3505. * memcpys instead of one memmove to save cycles.
  3506. */
  3507. skb_push(*skb, VLAN_HLEN);
  3508. memcpy((*skb)->data, (*skb)->data + 4, 4);
  3509. memcpy((*skb)->data + 4, (*skb)->data + 8, 4);
  3510. memcpy((*skb)->data + 8, (*skb)->data + 12, 4);
  3511. tag = (u16 *)((*skb)->data + 12);
  3512. /*
  3513. * first two bytes = ETH_P_8021Q (0x8100)
  3514. * second two bytes = VLANID
  3515. */
  3516. *tag = __constant_htons(ETH_P_8021Q);
  3517. *(tag + 1) = htons(vlan_tx_tag_get(*skb));
  3518. }
  3519. #endif
  3520. *hdr = (struct qeth_hdr *)
  3521. qeth_push_skb(card, skb, sizeof(struct qeth_hdr));
  3522. if (hdr == NULL)
  3523. return -EINVAL;
  3524. return 0;
  3525. }
  3526. static inline u8
  3527. qeth_get_qeth_hdr_flags4(int cast_type)
  3528. {
  3529. if (cast_type == RTN_MULTICAST)
  3530. return QETH_CAST_MULTICAST;
  3531. if (cast_type == RTN_BROADCAST)
  3532. return QETH_CAST_BROADCAST;
  3533. return QETH_CAST_UNICAST;
  3534. }
  3535. static inline u8
  3536. qeth_get_qeth_hdr_flags6(int cast_type)
  3537. {
  3538. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3539. if (cast_type == RTN_MULTICAST)
  3540. return ct | QETH_CAST_MULTICAST;
  3541. if (cast_type == RTN_ANYCAST)
  3542. return ct | QETH_CAST_ANYCAST;
  3543. if (cast_type == RTN_BROADCAST)
  3544. return ct | QETH_CAST_BROADCAST;
  3545. return ct | QETH_CAST_UNICAST;
  3546. }
  3547. static inline void
  3548. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3549. struct sk_buff *skb)
  3550. {
  3551. __u16 hdr_mac;
  3552. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3553. skb->dev->broadcast,6)) { /* broadcast? */
  3554. *(__u32 *)hdr->hdr.l2.flags |=
  3555. QETH_LAYER2_FLAG_BROADCAST << 8;
  3556. return;
  3557. }
  3558. hdr_mac=*((__u16*)skb->data);
  3559. /* tr multicast? */
  3560. switch (card->info.link_type) {
  3561. case QETH_LINK_TYPE_HSTR:
  3562. case QETH_LINK_TYPE_LANE_TR:
  3563. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3564. (hdr_mac == QETH_TR_MAC_C) )
  3565. *(__u32 *)hdr->hdr.l2.flags |=
  3566. QETH_LAYER2_FLAG_MULTICAST << 8;
  3567. else
  3568. *(__u32 *)hdr->hdr.l2.flags |=
  3569. QETH_LAYER2_FLAG_UNICAST << 8;
  3570. break;
  3571. /* eth or so multicast? */
  3572. default:
  3573. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3574. (hdr_mac==QETH_ETH_MAC_V6) )
  3575. *(__u32 *)hdr->hdr.l2.flags |=
  3576. QETH_LAYER2_FLAG_MULTICAST << 8;
  3577. else
  3578. *(__u32 *)hdr->hdr.l2.flags |=
  3579. QETH_LAYER2_FLAG_UNICAST << 8;
  3580. }
  3581. }
  3582. static inline void
  3583. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3584. struct sk_buff *skb, int cast_type)
  3585. {
  3586. memset(hdr, 0, sizeof(struct qeth_hdr));
  3587. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3588. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3589. if (cast_type==RTN_MULTICAST)
  3590. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3591. else if (cast_type==RTN_BROADCAST)
  3592. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3593. else
  3594. qeth_layer2_get_packet_type(card, hdr, skb);
  3595. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3596. #ifdef CONFIG_QETH_VLAN
  3597. /* VSWITCH relies on the VLAN
  3598. * information to be present in
  3599. * the QDIO header */
  3600. if ((card->vlangrp != NULL) &&
  3601. vlan_tx_tag_present(skb)) {
  3602. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3603. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3604. }
  3605. #endif
  3606. }
  3607. void
  3608. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3609. struct sk_buff *skb, int ipv, int cast_type)
  3610. {
  3611. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3612. memset(hdr, 0, sizeof(struct qeth_hdr));
  3613. if (card->options.layer2) {
  3614. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3615. return;
  3616. }
  3617. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3618. hdr->hdr.l3.ext_flags = 0;
  3619. #ifdef CONFIG_QETH_VLAN
  3620. /*
  3621. * before we're going to overwrite this location with next hop ip.
  3622. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3623. */
  3624. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3625. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3626. QETH_HDR_EXT_VLAN_FRAME :
  3627. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3628. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3629. }
  3630. #endif /* CONFIG_QETH_VLAN */
  3631. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3632. if (ipv == 4) { /* IPv4 */
  3633. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3634. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3635. if ((skb->dst) && (skb->dst->neighbour)) {
  3636. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3637. *((u32 *) skb->dst->neighbour->primary_key);
  3638. } else {
  3639. /* fill in destination address used in ip header */
  3640. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) = skb->nh.iph->daddr;
  3641. }
  3642. } else if (ipv == 6) { /* IPv6 or passthru */
  3643. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3644. if ((skb->dst) && (skb->dst->neighbour)) {
  3645. memcpy(hdr->hdr.l3.dest_addr,
  3646. skb->dst->neighbour->primary_key, 16);
  3647. } else {
  3648. /* fill in destination address used in ip header */
  3649. memcpy(hdr->hdr.l3.dest_addr, &skb->nh.ipv6h->daddr, 16);
  3650. }
  3651. } else { /* passthrough */
  3652. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3653. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3654. sizeof(__u16), skb->dev->broadcast, 6)) {
  3655. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3656. QETH_HDR_PASSTHRU;
  3657. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3658. skb->dev->broadcast, 6)) { /* broadcast? */
  3659. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3660. QETH_HDR_PASSTHRU;
  3661. } else {
  3662. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3663. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3664. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3665. }
  3666. }
  3667. }
  3668. static inline void
  3669. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3670. int is_tso, int *next_element_to_fill)
  3671. {
  3672. int length = skb->len;
  3673. int length_here;
  3674. int element;
  3675. char *data;
  3676. int first_lap ;
  3677. element = *next_element_to_fill;
  3678. data = skb->data;
  3679. first_lap = (is_tso == 0 ? 1 : 0);
  3680. while (length > 0) {
  3681. /* length_here is the remaining amount of data in this page */
  3682. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3683. if (length < length_here)
  3684. length_here = length;
  3685. buffer->element[element].addr = data;
  3686. buffer->element[element].length = length_here;
  3687. length -= length_here;
  3688. if (!length) {
  3689. if (first_lap)
  3690. buffer->element[element].flags = 0;
  3691. else
  3692. buffer->element[element].flags =
  3693. SBAL_FLAGS_LAST_FRAG;
  3694. } else {
  3695. if (first_lap)
  3696. buffer->element[element].flags =
  3697. SBAL_FLAGS_FIRST_FRAG;
  3698. else
  3699. buffer->element[element].flags =
  3700. SBAL_FLAGS_MIDDLE_FRAG;
  3701. }
  3702. data += length_here;
  3703. element++;
  3704. first_lap = 0;
  3705. }
  3706. *next_element_to_fill = element;
  3707. }
  3708. static inline int
  3709. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3710. struct qeth_qdio_out_buffer *buf,
  3711. struct sk_buff *skb)
  3712. {
  3713. struct qdio_buffer *buffer;
  3714. struct qeth_hdr_tso *hdr;
  3715. int flush_cnt = 0, hdr_len, large_send = 0;
  3716. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3717. buffer = buf->buffer;
  3718. atomic_inc(&skb->users);
  3719. skb_queue_tail(&buf->skb_list, skb);
  3720. hdr = (struct qeth_hdr_tso *) skb->data;
  3721. /*check first on TSO ....*/
  3722. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3723. int element = buf->next_element_to_fill;
  3724. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3725. /*fill first buffer entry only with header information */
  3726. buffer->element[element].addr = skb->data;
  3727. buffer->element[element].length = hdr_len;
  3728. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3729. buf->next_element_to_fill++;
  3730. skb->data += hdr_len;
  3731. skb->len -= hdr_len;
  3732. large_send = 1;
  3733. }
  3734. if (skb_shinfo(skb)->nr_frags == 0)
  3735. __qeth_fill_buffer(skb, buffer, large_send,
  3736. (int *)&buf->next_element_to_fill);
  3737. else
  3738. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3739. (int *)&buf->next_element_to_fill);
  3740. if (!queue->do_pack) {
  3741. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3742. /* set state to PRIMED -> will be flushed */
  3743. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3744. flush_cnt = 1;
  3745. } else {
  3746. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3747. #ifdef CONFIG_QETH_PERF_STATS
  3748. queue->card->perf_stats.skbs_sent_pack++;
  3749. #endif
  3750. if (buf->next_element_to_fill >=
  3751. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3752. /*
  3753. * packed buffer if full -> set state PRIMED
  3754. * -> will be flushed
  3755. */
  3756. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3757. flush_cnt = 1;
  3758. }
  3759. }
  3760. return flush_cnt;
  3761. }
  3762. static inline int
  3763. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3764. struct sk_buff *skb, struct qeth_hdr *hdr,
  3765. int elements_needed,
  3766. struct qeth_eddp_context *ctx)
  3767. {
  3768. struct qeth_qdio_out_buffer *buffer;
  3769. int buffers_needed = 0;
  3770. int flush_cnt = 0;
  3771. int index;
  3772. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3773. /* spin until we get the queue ... */
  3774. while (atomic_compare_and_swap(QETH_OUT_Q_UNLOCKED,
  3775. QETH_OUT_Q_LOCKED,
  3776. &queue->state));
  3777. /* ... now we've got the queue */
  3778. index = queue->next_buf_to_fill;
  3779. buffer = &queue->bufs[queue->next_buf_to_fill];
  3780. /*
  3781. * check if buffer is empty to make sure that we do not 'overtake'
  3782. * ourselves and try to fill a buffer that is already primed
  3783. */
  3784. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3785. card->stats.tx_dropped++;
  3786. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3787. return -EBUSY;
  3788. }
  3789. if (ctx == NULL)
  3790. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3791. QDIO_MAX_BUFFERS_PER_Q;
  3792. else {
  3793. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3794. if (buffers_needed < 0) {
  3795. card->stats.tx_dropped++;
  3796. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3797. return -EBUSY;
  3798. }
  3799. queue->next_buf_to_fill =
  3800. (queue->next_buf_to_fill + buffers_needed) %
  3801. QDIO_MAX_BUFFERS_PER_Q;
  3802. }
  3803. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3804. if (ctx == NULL) {
  3805. qeth_fill_buffer(queue, buffer, skb);
  3806. qeth_flush_buffers(queue, 0, index, 1);
  3807. } else {
  3808. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3809. WARN_ON(buffers_needed != flush_cnt);
  3810. qeth_flush_buffers(queue, 0, index, flush_cnt);
  3811. }
  3812. return 0;
  3813. }
  3814. static inline int
  3815. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3816. struct sk_buff *skb, struct qeth_hdr *hdr,
  3817. int elements_needed, struct qeth_eddp_context *ctx)
  3818. {
  3819. struct qeth_qdio_out_buffer *buffer;
  3820. int start_index;
  3821. int flush_count = 0;
  3822. int do_pack = 0;
  3823. int tmp;
  3824. int rc = 0;
  3825. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  3826. /* spin until we get the queue ... */
  3827. while (atomic_compare_and_swap(QETH_OUT_Q_UNLOCKED,
  3828. QETH_OUT_Q_LOCKED,
  3829. &queue->state));
  3830. start_index = queue->next_buf_to_fill;
  3831. buffer = &queue->bufs[queue->next_buf_to_fill];
  3832. /*
  3833. * check if buffer is empty to make sure that we do not 'overtake'
  3834. * ourselves and try to fill a buffer that is already primed
  3835. */
  3836. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY){
  3837. card->stats.tx_dropped++;
  3838. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3839. return -EBUSY;
  3840. }
  3841. /* check if we need to switch packing state of this queue */
  3842. qeth_switch_to_packing_if_needed(queue);
  3843. if (queue->do_pack){
  3844. do_pack = 1;
  3845. if (ctx == NULL) {
  3846. /* does packet fit in current buffer? */
  3847. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  3848. buffer->next_element_to_fill) < elements_needed){
  3849. /* ... no -> set state PRIMED */
  3850. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  3851. flush_count++;
  3852. queue->next_buf_to_fill =
  3853. (queue->next_buf_to_fill + 1) %
  3854. QDIO_MAX_BUFFERS_PER_Q;
  3855. buffer = &queue->bufs[queue->next_buf_to_fill];
  3856. /* we did a step forward, so check buffer state
  3857. * again */
  3858. if (atomic_read(&buffer->state) !=
  3859. QETH_QDIO_BUF_EMPTY){
  3860. card->stats.tx_dropped++;
  3861. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3862. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3863. return -EBUSY;
  3864. }
  3865. }
  3866. } else {
  3867. /* check if we have enough elements (including following
  3868. * free buffers) to handle eddp context */
  3869. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  3870. printk("eddp tx_dropped 1\n");
  3871. card->stats.tx_dropped++;
  3872. rc = -EBUSY;
  3873. goto out;
  3874. }
  3875. }
  3876. }
  3877. if (ctx == NULL)
  3878. tmp = qeth_fill_buffer(queue, buffer, skb);
  3879. else {
  3880. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  3881. if (tmp < 0) {
  3882. printk("eddp tx_dropped 2\n");
  3883. card->stats.tx_dropped++;
  3884. rc = - EBUSY;
  3885. goto out;
  3886. }
  3887. }
  3888. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3889. QDIO_MAX_BUFFERS_PER_Q;
  3890. flush_count += tmp;
  3891. out:
  3892. if (flush_count)
  3893. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3894. /*
  3895. * queue->state will go from LOCKED -> UNLOCKED or from
  3896. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3897. * (switch packing state or flush buffer to get another pci flag out).
  3898. * In that case we will enter this loop
  3899. */
  3900. while (atomic_dec_return(&queue->state)){
  3901. flush_count = 0;
  3902. start_index = queue->next_buf_to_fill;
  3903. /* check if we can go back to non-packing state */
  3904. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3905. /*
  3906. * check if we need to flush a packing buffer to get a pci
  3907. * flag out on the queue
  3908. */
  3909. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3910. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3911. if (flush_count)
  3912. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3913. }
  3914. /* at this point the queue is UNLOCKED again */
  3915. #ifdef CONFIG_QETH_PERF_STATS
  3916. if (do_pack)
  3917. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3918. #endif /* CONFIG_QETH_PERF_STATS */
  3919. return rc;
  3920. }
  3921. static inline int
  3922. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3923. struct sk_buff *skb, int elems)
  3924. {
  3925. int elements_needed = 0;
  3926. if (skb_shinfo(skb)->nr_frags > 0) {
  3927. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  3928. }
  3929. if (elements_needed == 0 )
  3930. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  3931. + skb->len) >> PAGE_SHIFT);
  3932. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  3933. PRINT_ERR("qeth_do_send_packet: invalid size of "
  3934. "IP packet (Number=%d / Length=%d). Discarded.\n",
  3935. (elements_needed+elems), skb->len);
  3936. return 0;
  3937. }
  3938. return elements_needed;
  3939. }
  3940. static inline int
  3941. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  3942. {
  3943. int ipv = 0;
  3944. int cast_type;
  3945. struct qeth_qdio_out_q *queue;
  3946. struct qeth_hdr *hdr = NULL;
  3947. int elements_needed = 0;
  3948. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  3949. struct qeth_eddp_context *ctx = NULL;
  3950. int rc;
  3951. QETH_DBF_TEXT(trace, 6, "sendpkt");
  3952. if (!card->options.layer2) {
  3953. ipv = qeth_get_ip_version(skb);
  3954. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  3955. if ((skb = qeth_pskb_unshare(skb,GFP_ATOMIC)) == NULL) {
  3956. card->stats.tx_dropped++;
  3957. dev_kfree_skb_irq(skb);
  3958. return 0;
  3959. }
  3960. if(card->dev->type == ARPHRD_IEEE802_TR){
  3961. skb_pull(skb, QETH_FAKE_LL_LEN_TR);
  3962. } else {
  3963. skb_pull(skb, QETH_FAKE_LL_LEN_ETH);
  3964. }
  3965. }
  3966. }
  3967. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  3968. (skb->protocol == htons(ETH_P_IPV6))) {
  3969. dev_kfree_skb_any(skb);
  3970. return 0;
  3971. }
  3972. cast_type = qeth_get_cast_type(card, skb);
  3973. if ((cast_type == RTN_BROADCAST) &&
  3974. (card->info.broadcast_capable == 0)){
  3975. card->stats.tx_dropped++;
  3976. card->stats.tx_errors++;
  3977. dev_kfree_skb_any(skb);
  3978. return NETDEV_TX_OK;
  3979. }
  3980. queue = card->qdio.out_qs
  3981. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  3982. if (skb_shinfo(skb)->tso_size)
  3983. large_send = card->options.large_send;
  3984. /*are we able to do TSO ? If so ,prepare and send it from here */
  3985. if ((large_send == QETH_LARGE_SEND_TSO) &&
  3986. (cast_type == RTN_UNSPEC)) {
  3987. rc = qeth_tso_prepare_packet(card, skb, ipv, cast_type);
  3988. if (rc) {
  3989. card->stats.tx_dropped++;
  3990. card->stats.tx_errors++;
  3991. dev_kfree_skb_any(skb);
  3992. return NETDEV_TX_OK;
  3993. }
  3994. elements_needed++;
  3995. } else {
  3996. if ((rc = qeth_prepare_skb(card, &skb, &hdr, ipv))) {
  3997. QETH_DBF_TEXT_(trace, 4, "pskbe%d", rc);
  3998. return rc;
  3999. }
  4000. if (card->info.type != QETH_CARD_TYPE_OSN)
  4001. qeth_fill_header(card, hdr, skb, ipv, cast_type);
  4002. }
  4003. if (large_send == QETH_LARGE_SEND_EDDP) {
  4004. ctx = qeth_eddp_create_context(card, skb, hdr);
  4005. if (ctx == NULL) {
  4006. PRINT_WARN("could not create eddp context\n");
  4007. return -EINVAL;
  4008. }
  4009. } else {
  4010. int elems = qeth_get_elements_no(card,(void*) hdr, skb,
  4011. elements_needed);
  4012. if (!elems)
  4013. return -EINVAL;
  4014. elements_needed += elems;
  4015. }
  4016. if (card->info.type != QETH_CARD_TYPE_IQD)
  4017. rc = qeth_do_send_packet(card, queue, skb, hdr,
  4018. elements_needed, ctx);
  4019. else
  4020. rc = qeth_do_send_packet_fast(card, queue, skb, hdr,
  4021. elements_needed, ctx);
  4022. if (!rc){
  4023. card->stats.tx_packets++;
  4024. card->stats.tx_bytes += skb->len;
  4025. #ifdef CONFIG_QETH_PERF_STATS
  4026. if (skb_shinfo(skb)->tso_size &&
  4027. !(large_send == QETH_LARGE_SEND_NO)) {
  4028. card->perf_stats.large_send_bytes += skb->len;
  4029. card->perf_stats.large_send_cnt++;
  4030. }
  4031. if (skb_shinfo(skb)->nr_frags > 0){
  4032. card->perf_stats.sg_skbs_sent++;
  4033. /* nr_frags + skb->data */
  4034. card->perf_stats.sg_frags_sent +=
  4035. skb_shinfo(skb)->nr_frags + 1;
  4036. }
  4037. #endif /* CONFIG_QETH_PERF_STATS */
  4038. }
  4039. if (ctx != NULL) {
  4040. /* drop creator's reference */
  4041. qeth_eddp_put_context(ctx);
  4042. /* free skb; it's not referenced by a buffer */
  4043. if (rc == 0)
  4044. dev_kfree_skb_any(skb);
  4045. }
  4046. return rc;
  4047. }
  4048. static int
  4049. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4050. {
  4051. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4052. int rc = 0;
  4053. switch(regnum){
  4054. case MII_BMCR: /* Basic mode control register */
  4055. rc = BMCR_FULLDPLX;
  4056. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4057. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4058. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4059. rc |= BMCR_SPEED100;
  4060. break;
  4061. case MII_BMSR: /* Basic mode status register */
  4062. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4063. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4064. BMSR_100BASE4;
  4065. break;
  4066. case MII_PHYSID1: /* PHYS ID 1 */
  4067. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4068. dev->dev_addr[2];
  4069. rc = (rc >> 5) & 0xFFFF;
  4070. break;
  4071. case MII_PHYSID2: /* PHYS ID 2 */
  4072. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4073. break;
  4074. case MII_ADVERTISE: /* Advertisement control reg */
  4075. rc = ADVERTISE_ALL;
  4076. break;
  4077. case MII_LPA: /* Link partner ability reg */
  4078. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4079. LPA_100BASE4 | LPA_LPACK;
  4080. break;
  4081. case MII_EXPANSION: /* Expansion register */
  4082. break;
  4083. case MII_DCOUNTER: /* disconnect counter */
  4084. break;
  4085. case MII_FCSCOUNTER: /* false carrier counter */
  4086. break;
  4087. case MII_NWAYTEST: /* N-way auto-neg test register */
  4088. break;
  4089. case MII_RERRCOUNTER: /* rx error counter */
  4090. rc = card->stats.rx_errors;
  4091. break;
  4092. case MII_SREVISION: /* silicon revision */
  4093. break;
  4094. case MII_RESV1: /* reserved 1 */
  4095. break;
  4096. case MII_LBRERROR: /* loopback, rx, bypass error */
  4097. break;
  4098. case MII_PHYADDR: /* physical address */
  4099. break;
  4100. case MII_RESV2: /* reserved 2 */
  4101. break;
  4102. case MII_TPISTATUS: /* TPI status for 10mbps */
  4103. break;
  4104. case MII_NCONFIG: /* network interface config */
  4105. break;
  4106. default:
  4107. rc = 0;
  4108. break;
  4109. }
  4110. return rc;
  4111. }
  4112. static void
  4113. qeth_mdio_write(struct net_device *dev, int phy_id, int regnum, int value)
  4114. {
  4115. switch(regnum){
  4116. case MII_BMCR: /* Basic mode control register */
  4117. case MII_BMSR: /* Basic mode status register */
  4118. case MII_PHYSID1: /* PHYS ID 1 */
  4119. case MII_PHYSID2: /* PHYS ID 2 */
  4120. case MII_ADVERTISE: /* Advertisement control reg */
  4121. case MII_LPA: /* Link partner ability reg */
  4122. case MII_EXPANSION: /* Expansion register */
  4123. case MII_DCOUNTER: /* disconnect counter */
  4124. case MII_FCSCOUNTER: /* false carrier counter */
  4125. case MII_NWAYTEST: /* N-way auto-neg test register */
  4126. case MII_RERRCOUNTER: /* rx error counter */
  4127. case MII_SREVISION: /* silicon revision */
  4128. case MII_RESV1: /* reserved 1 */
  4129. case MII_LBRERROR: /* loopback, rx, bypass error */
  4130. case MII_PHYADDR: /* physical address */
  4131. case MII_RESV2: /* reserved 2 */
  4132. case MII_TPISTATUS: /* TPI status for 10mbps */
  4133. case MII_NCONFIG: /* network interface config */
  4134. default:
  4135. break;
  4136. }
  4137. }
  4138. static inline const char *
  4139. qeth_arp_get_error_cause(int *rc)
  4140. {
  4141. switch (*rc) {
  4142. case QETH_IPA_ARP_RC_FAILED:
  4143. *rc = -EIO;
  4144. return "operation failed";
  4145. case QETH_IPA_ARP_RC_NOTSUPP:
  4146. *rc = -EOPNOTSUPP;
  4147. return "operation not supported";
  4148. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4149. *rc = -EINVAL;
  4150. return "argument out of range";
  4151. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4152. *rc = -EOPNOTSUPP;
  4153. return "query operation not supported";
  4154. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4155. *rc = -ENOENT;
  4156. return "no query data available";
  4157. default:
  4158. return "unknown error";
  4159. }
  4160. }
  4161. static int
  4162. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4163. __u16, long);
  4164. static int
  4165. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4166. {
  4167. int tmp;
  4168. int rc;
  4169. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4170. /*
  4171. * currently GuestLAN only supports the ARP assist function
  4172. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4173. * thus we say EOPNOTSUPP for this ARP function
  4174. */
  4175. if (card->info.guestlan)
  4176. return -EOPNOTSUPP;
  4177. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4178. PRINT_WARN("ARP processing not supported "
  4179. "on %s!\n", QETH_CARD_IFNAME(card));
  4180. return -EOPNOTSUPP;
  4181. }
  4182. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4183. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4184. no_entries);
  4185. if (rc) {
  4186. tmp = rc;
  4187. PRINT_WARN("Could not set number of ARP entries on %s: "
  4188. "%s (0x%x/%d)\n",
  4189. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4190. tmp, tmp);
  4191. }
  4192. return rc;
  4193. }
  4194. static inline void
  4195. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4196. struct qeth_arp_query_data *qdata,
  4197. int entry_size, int uentry_size)
  4198. {
  4199. char *entry_ptr;
  4200. char *uentry_ptr;
  4201. int i;
  4202. entry_ptr = (char *)&qdata->data;
  4203. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4204. for (i = 0; i < qdata->no_entries; ++i){
  4205. /* strip off 32 bytes "media specific information" */
  4206. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4207. entry_ptr += entry_size;
  4208. uentry_ptr += uentry_size;
  4209. }
  4210. }
  4211. static int
  4212. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4213. unsigned long data)
  4214. {
  4215. struct qeth_ipa_cmd *cmd;
  4216. struct qeth_arp_query_data *qdata;
  4217. struct qeth_arp_query_info *qinfo;
  4218. int entry_size;
  4219. int uentry_size;
  4220. int i;
  4221. QETH_DBF_TEXT(trace,4,"arpquecb");
  4222. qinfo = (struct qeth_arp_query_info *) reply->param;
  4223. cmd = (struct qeth_ipa_cmd *) data;
  4224. if (cmd->hdr.return_code) {
  4225. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4226. return 0;
  4227. }
  4228. if (cmd->data.setassparms.hdr.return_code) {
  4229. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4230. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4231. return 0;
  4232. }
  4233. qdata = &cmd->data.setassparms.data.query_arp;
  4234. switch(qdata->reply_bits){
  4235. case 5:
  4236. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4237. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4238. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4239. break;
  4240. case 7:
  4241. /* fall through to default */
  4242. default:
  4243. /* tr is the same as eth -> entry7 */
  4244. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4245. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4246. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4247. break;
  4248. }
  4249. /* check if there is enough room in userspace */
  4250. if ((qinfo->udata_len - qinfo->udata_offset) <
  4251. qdata->no_entries * uentry_size){
  4252. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4253. cmd->hdr.return_code = -ENOMEM;
  4254. PRINT_WARN("query ARP user space buffer is too small for "
  4255. "the returned number of ARP entries. "
  4256. "Aborting query!\n");
  4257. goto out_error;
  4258. }
  4259. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4260. cmd->data.setassparms.hdr.number_of_replies);
  4261. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4262. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4263. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4264. /* strip off "media specific information" */
  4265. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4266. uentry_size);
  4267. } else
  4268. /*copy entries to user buffer*/
  4269. memcpy(qinfo->udata + qinfo->udata_offset,
  4270. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4271. qinfo->no_entries += qdata->no_entries;
  4272. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4273. /* check if all replies received ... */
  4274. if (cmd->data.setassparms.hdr.seq_no <
  4275. cmd->data.setassparms.hdr.number_of_replies)
  4276. return 1;
  4277. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4278. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4279. * stripped entries from normal ones */
  4280. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4281. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4282. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4283. return 0;
  4284. out_error:
  4285. i = 0;
  4286. memcpy(qinfo->udata, &i, 4);
  4287. return 0;
  4288. }
  4289. static int
  4290. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4291. int len, int (*reply_cb)(struct qeth_card *,
  4292. struct qeth_reply *,
  4293. unsigned long),
  4294. void *reply_param)
  4295. {
  4296. QETH_DBF_TEXT(trace,4,"sendarp");
  4297. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4298. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4299. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4300. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4301. reply_cb, reply_param);
  4302. }
  4303. static int
  4304. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4305. int len, int (*reply_cb)(struct qeth_card *,
  4306. struct qeth_reply *,
  4307. unsigned long),
  4308. void *reply_param)
  4309. {
  4310. u16 s1, s2;
  4311. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4312. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4313. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4314. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4315. /* adjust PDU length fields in IPA_PDU_HEADER */
  4316. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4317. s2 = (u32) len;
  4318. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4319. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4320. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4321. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4322. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4323. reply_cb, reply_param);
  4324. }
  4325. static struct qeth_cmd_buffer *
  4326. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4327. __u16, __u16, enum qeth_prot_versions);
  4328. static int
  4329. qeth_arp_query(struct qeth_card *card, char *udata)
  4330. {
  4331. struct qeth_cmd_buffer *iob;
  4332. struct qeth_arp_query_info qinfo = {0, };
  4333. int tmp;
  4334. int rc;
  4335. QETH_DBF_TEXT(trace,3,"arpquery");
  4336. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4337. IPA_ARP_PROCESSING)) {
  4338. PRINT_WARN("ARP processing not supported "
  4339. "on %s!\n", QETH_CARD_IFNAME(card));
  4340. return -EOPNOTSUPP;
  4341. }
  4342. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4343. if (copy_from_user(&qinfo, udata, 6))
  4344. return -EFAULT;
  4345. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL)))
  4346. return -ENOMEM;
  4347. memset(qinfo.udata, 0, qinfo.udata_len);
  4348. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4349. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4350. IPA_CMD_ASS_ARP_QUERY_INFO,
  4351. sizeof(int),QETH_PROT_IPV4);
  4352. rc = qeth_send_ipa_arp_cmd(card, iob,
  4353. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4354. qeth_arp_query_cb, (void *)&qinfo);
  4355. if (rc) {
  4356. tmp = rc;
  4357. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4358. "(0x%x/%d)\n",
  4359. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4360. tmp, tmp);
  4361. copy_to_user(udata, qinfo.udata, 4);
  4362. } else {
  4363. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4364. }
  4365. kfree(qinfo.udata);
  4366. return rc;
  4367. }
  4368. /**
  4369. * SNMP command callback
  4370. */
  4371. static int
  4372. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4373. unsigned long sdata)
  4374. {
  4375. struct qeth_ipa_cmd *cmd;
  4376. struct qeth_arp_query_info *qinfo;
  4377. struct qeth_snmp_cmd *snmp;
  4378. unsigned char *data;
  4379. __u16 data_len;
  4380. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4381. cmd = (struct qeth_ipa_cmd *) sdata;
  4382. data = (unsigned char *)((char *)cmd - reply->offset);
  4383. qinfo = (struct qeth_arp_query_info *) reply->param;
  4384. snmp = &cmd->data.setadapterparms.data.snmp;
  4385. if (cmd->hdr.return_code) {
  4386. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4387. return 0;
  4388. }
  4389. if (cmd->data.setadapterparms.hdr.return_code) {
  4390. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4391. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4392. return 0;
  4393. }
  4394. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4395. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4396. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4397. else
  4398. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4399. /* check if there is enough room in userspace */
  4400. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4401. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4402. cmd->hdr.return_code = -ENOMEM;
  4403. return 0;
  4404. }
  4405. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4406. cmd->data.setadapterparms.hdr.used_total);
  4407. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4408. /*copy entries to user buffer*/
  4409. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4410. memcpy(qinfo->udata + qinfo->udata_offset,
  4411. (char *)snmp,
  4412. data_len + offsetof(struct qeth_snmp_cmd,data));
  4413. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4414. } else {
  4415. memcpy(qinfo->udata + qinfo->udata_offset,
  4416. (char *)&snmp->request, data_len);
  4417. }
  4418. qinfo->udata_offset += data_len;
  4419. /* check if all replies received ... */
  4420. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4421. cmd->data.setadapterparms.hdr.used_total);
  4422. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4423. cmd->data.setadapterparms.hdr.seq_no);
  4424. if (cmd->data.setadapterparms.hdr.seq_no <
  4425. cmd->data.setadapterparms.hdr.used_total)
  4426. return 1;
  4427. return 0;
  4428. }
  4429. static struct qeth_cmd_buffer *
  4430. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4431. enum qeth_prot_versions );
  4432. static struct qeth_cmd_buffer *
  4433. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4434. {
  4435. struct qeth_cmd_buffer *iob;
  4436. struct qeth_ipa_cmd *cmd;
  4437. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4438. QETH_PROT_IPV4);
  4439. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4440. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4441. cmd->data.setadapterparms.hdr.command_code = command;
  4442. cmd->data.setadapterparms.hdr.used_total = 1;
  4443. cmd->data.setadapterparms.hdr.seq_no = 1;
  4444. return iob;
  4445. }
  4446. /**
  4447. * function to send SNMP commands to OSA-E card
  4448. */
  4449. static int
  4450. qeth_snmp_command(struct qeth_card *card, char *udata)
  4451. {
  4452. struct qeth_cmd_buffer *iob;
  4453. struct qeth_ipa_cmd *cmd;
  4454. struct qeth_snmp_ureq *ureq;
  4455. int req_len;
  4456. struct qeth_arp_query_info qinfo = {0, };
  4457. int rc = 0;
  4458. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4459. if (card->info.guestlan)
  4460. return -EOPNOTSUPP;
  4461. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4462. (!card->options.layer2) ) {
  4463. PRINT_WARN("SNMP Query MIBS not supported "
  4464. "on %s!\n", QETH_CARD_IFNAME(card));
  4465. return -EOPNOTSUPP;
  4466. }
  4467. /* skip 4 bytes (data_len struct member) to get req_len */
  4468. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4469. return -EFAULT;
  4470. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4471. if (!ureq) {
  4472. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4473. return -ENOMEM;
  4474. }
  4475. if (copy_from_user(ureq, udata,
  4476. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4477. kfree(ureq);
  4478. return -EFAULT;
  4479. }
  4480. qinfo.udata_len = ureq->hdr.data_len;
  4481. if (!(qinfo.udata = kmalloc(qinfo.udata_len, GFP_KERNEL))){
  4482. kfree(ureq);
  4483. return -ENOMEM;
  4484. }
  4485. memset(qinfo.udata, 0, qinfo.udata_len);
  4486. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4487. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4488. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4489. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4490. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4491. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4492. qeth_snmp_command_cb, (void *)&qinfo);
  4493. if (rc)
  4494. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4495. QETH_CARD_IFNAME(card), rc);
  4496. else
  4497. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4498. kfree(ureq);
  4499. kfree(qinfo.udata);
  4500. return rc;
  4501. }
  4502. static int
  4503. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4504. unsigned long);
  4505. static int
  4506. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4507. __u16, long,
  4508. int (*reply_cb)
  4509. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4510. void *reply_param);
  4511. static int
  4512. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4513. {
  4514. struct qeth_cmd_buffer *iob;
  4515. char buf[16];
  4516. int tmp;
  4517. int rc;
  4518. QETH_DBF_TEXT(trace,3,"arpadent");
  4519. /*
  4520. * currently GuestLAN only supports the ARP assist function
  4521. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4522. * thus we say EOPNOTSUPP for this ARP function
  4523. */
  4524. if (card->info.guestlan)
  4525. return -EOPNOTSUPP;
  4526. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4527. PRINT_WARN("ARP processing not supported "
  4528. "on %s!\n", QETH_CARD_IFNAME(card));
  4529. return -EOPNOTSUPP;
  4530. }
  4531. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4532. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4533. sizeof(struct qeth_arp_cache_entry),
  4534. QETH_PROT_IPV4);
  4535. rc = qeth_send_setassparms(card, iob,
  4536. sizeof(struct qeth_arp_cache_entry),
  4537. (unsigned long) entry,
  4538. qeth_default_setassparms_cb, NULL);
  4539. if (rc) {
  4540. tmp = rc;
  4541. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4542. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4543. "%s (0x%x/%d)\n",
  4544. buf, QETH_CARD_IFNAME(card),
  4545. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4546. }
  4547. return rc;
  4548. }
  4549. static int
  4550. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4551. {
  4552. struct qeth_cmd_buffer *iob;
  4553. char buf[16] = {0, };
  4554. int tmp;
  4555. int rc;
  4556. QETH_DBF_TEXT(trace,3,"arprment");
  4557. /*
  4558. * currently GuestLAN only supports the ARP assist function
  4559. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4560. * thus we say EOPNOTSUPP for this ARP function
  4561. */
  4562. if (card->info.guestlan)
  4563. return -EOPNOTSUPP;
  4564. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4565. PRINT_WARN("ARP processing not supported "
  4566. "on %s!\n", QETH_CARD_IFNAME(card));
  4567. return -EOPNOTSUPP;
  4568. }
  4569. memcpy(buf, entry, 12);
  4570. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4571. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4572. 12,
  4573. QETH_PROT_IPV4);
  4574. rc = qeth_send_setassparms(card, iob,
  4575. 12, (unsigned long)buf,
  4576. qeth_default_setassparms_cb, NULL);
  4577. if (rc) {
  4578. tmp = rc;
  4579. memset(buf, 0, 16);
  4580. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4581. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4582. "%s (0x%x/%d)\n",
  4583. buf, QETH_CARD_IFNAME(card),
  4584. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4585. }
  4586. return rc;
  4587. }
  4588. static int
  4589. qeth_arp_flush_cache(struct qeth_card *card)
  4590. {
  4591. int rc;
  4592. int tmp;
  4593. QETH_DBF_TEXT(trace,3,"arpflush");
  4594. /*
  4595. * currently GuestLAN only supports the ARP assist function
  4596. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4597. * thus we say EOPNOTSUPP for this ARP function
  4598. */
  4599. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4600. return -EOPNOTSUPP;
  4601. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4602. PRINT_WARN("ARP processing not supported "
  4603. "on %s!\n", QETH_CARD_IFNAME(card));
  4604. return -EOPNOTSUPP;
  4605. }
  4606. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4607. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4608. if (rc){
  4609. tmp = rc;
  4610. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4611. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4612. tmp, tmp);
  4613. }
  4614. return rc;
  4615. }
  4616. static int
  4617. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4618. {
  4619. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4620. struct qeth_arp_cache_entry arp_entry;
  4621. struct mii_ioctl_data *mii_data;
  4622. int rc = 0;
  4623. if (!card)
  4624. return -ENODEV;
  4625. if ((card->state != CARD_STATE_UP) &&
  4626. (card->state != CARD_STATE_SOFTSETUP))
  4627. return -ENODEV;
  4628. if (card->info.type == QETH_CARD_TYPE_OSN)
  4629. return -EPERM;
  4630. switch (cmd){
  4631. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4632. if ( !capable(CAP_NET_ADMIN) ||
  4633. (card->options.layer2) ) {
  4634. rc = -EPERM;
  4635. break;
  4636. }
  4637. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4638. break;
  4639. case SIOC_QETH_ARP_QUERY_INFO:
  4640. if ( !capable(CAP_NET_ADMIN) ||
  4641. (card->options.layer2) ) {
  4642. rc = -EPERM;
  4643. break;
  4644. }
  4645. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4646. break;
  4647. case SIOC_QETH_ARP_ADD_ENTRY:
  4648. if ( !capable(CAP_NET_ADMIN) ||
  4649. (card->options.layer2) ) {
  4650. rc = -EPERM;
  4651. break;
  4652. }
  4653. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4654. sizeof(struct qeth_arp_cache_entry)))
  4655. rc = -EFAULT;
  4656. else
  4657. rc = qeth_arp_add_entry(card, &arp_entry);
  4658. break;
  4659. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4660. if ( !capable(CAP_NET_ADMIN) ||
  4661. (card->options.layer2) ) {
  4662. rc = -EPERM;
  4663. break;
  4664. }
  4665. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4666. sizeof(struct qeth_arp_cache_entry)))
  4667. rc = -EFAULT;
  4668. else
  4669. rc = qeth_arp_remove_entry(card, &arp_entry);
  4670. break;
  4671. case SIOC_QETH_ARP_FLUSH_CACHE:
  4672. if ( !capable(CAP_NET_ADMIN) ||
  4673. (card->options.layer2) ) {
  4674. rc = -EPERM;
  4675. break;
  4676. }
  4677. rc = qeth_arp_flush_cache(card);
  4678. break;
  4679. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4680. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4681. break;
  4682. case SIOC_QETH_GET_CARD_TYPE:
  4683. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4684. !card->info.guestlan)
  4685. return 1;
  4686. return 0;
  4687. break;
  4688. case SIOCGMIIPHY:
  4689. mii_data = if_mii(rq);
  4690. mii_data->phy_id = 0;
  4691. break;
  4692. case SIOCGMIIREG:
  4693. mii_data = if_mii(rq);
  4694. if (mii_data->phy_id != 0)
  4695. rc = -EINVAL;
  4696. else
  4697. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4698. mii_data->reg_num);
  4699. break;
  4700. case SIOCSMIIREG:
  4701. rc = -EOPNOTSUPP;
  4702. break;
  4703. /* TODO: remove return if qeth_mdio_write does something */
  4704. if (!capable(CAP_NET_ADMIN)){
  4705. rc = -EPERM;
  4706. break;
  4707. }
  4708. mii_data = if_mii(rq);
  4709. if (mii_data->phy_id != 0)
  4710. rc = -EINVAL;
  4711. else
  4712. qeth_mdio_write(dev, mii_data->phy_id, mii_data->reg_num,
  4713. mii_data->val_in);
  4714. break;
  4715. default:
  4716. rc = -EOPNOTSUPP;
  4717. }
  4718. if (rc)
  4719. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4720. return rc;
  4721. }
  4722. static struct net_device_stats *
  4723. qeth_get_stats(struct net_device *dev)
  4724. {
  4725. struct qeth_card *card;
  4726. card = (struct qeth_card *) (dev->priv);
  4727. QETH_DBF_TEXT(trace,5,"getstat");
  4728. return &card->stats;
  4729. }
  4730. static int
  4731. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4732. {
  4733. struct qeth_card *card;
  4734. char dbf_text[15];
  4735. card = (struct qeth_card *) (dev->priv);
  4736. QETH_DBF_TEXT(trace,4,"chgmtu");
  4737. sprintf(dbf_text, "%8x", new_mtu);
  4738. QETH_DBF_TEXT(trace,4,dbf_text);
  4739. if (new_mtu < 64)
  4740. return -EINVAL;
  4741. if (new_mtu > 65535)
  4742. return -EINVAL;
  4743. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4744. (!qeth_mtu_is_valid(card, new_mtu)))
  4745. return -EINVAL;
  4746. dev->mtu = new_mtu;
  4747. return 0;
  4748. }
  4749. #ifdef CONFIG_QETH_VLAN
  4750. static void
  4751. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4752. {
  4753. struct qeth_card *card;
  4754. unsigned long flags;
  4755. QETH_DBF_TEXT(trace,4,"vlanreg");
  4756. card = (struct qeth_card *) dev->priv;
  4757. spin_lock_irqsave(&card->vlanlock, flags);
  4758. card->vlangrp = grp;
  4759. spin_unlock_irqrestore(&card->vlanlock, flags);
  4760. }
  4761. static inline void
  4762. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4763. unsigned short vid)
  4764. {
  4765. int i;
  4766. struct sk_buff *skb;
  4767. struct sk_buff_head tmp_list;
  4768. skb_queue_head_init(&tmp_list);
  4769. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4770. while ((skb = skb_dequeue(&buf->skb_list))){
  4771. if (vlan_tx_tag_present(skb) &&
  4772. (vlan_tx_tag_get(skb) == vid)) {
  4773. atomic_dec(&skb->users);
  4774. dev_kfree_skb(skb);
  4775. } else
  4776. skb_queue_tail(&tmp_list, skb);
  4777. }
  4778. }
  4779. while ((skb = skb_dequeue(&tmp_list)))
  4780. skb_queue_tail(&buf->skb_list, skb);
  4781. }
  4782. static void
  4783. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4784. {
  4785. int i, j;
  4786. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4787. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4788. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  4789. qeth_free_vlan_buffer(card, &card->qdio.
  4790. out_qs[i]->bufs[j], vid);
  4791. }
  4792. }
  4793. static void
  4794. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  4795. {
  4796. struct in_device *in_dev;
  4797. struct in_ifaddr *ifa;
  4798. struct qeth_ipaddr *addr;
  4799. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  4800. if (!card->vlangrp)
  4801. return;
  4802. rcu_read_lock();
  4803. in_dev = __in_dev_get_rcu(card->vlangrp->vlan_devices[vid]);
  4804. if (!in_dev)
  4805. goto out;
  4806. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  4807. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4808. if (addr){
  4809. addr->u.a4.addr = ifa->ifa_address;
  4810. addr->u.a4.mask = ifa->ifa_mask;
  4811. addr->type = QETH_IP_TYPE_NORMAL;
  4812. if (!qeth_delete_ip(card, addr))
  4813. kfree(addr);
  4814. }
  4815. }
  4816. out:
  4817. rcu_read_unlock();
  4818. }
  4819. static void
  4820. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  4821. {
  4822. #ifdef CONFIG_QETH_IPV6
  4823. struct inet6_dev *in6_dev;
  4824. struct inet6_ifaddr *ifa;
  4825. struct qeth_ipaddr *addr;
  4826. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  4827. if (!card->vlangrp)
  4828. return;
  4829. in6_dev = in6_dev_get(card->vlangrp->vlan_devices[vid]);
  4830. if (!in6_dev)
  4831. return;
  4832. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  4833. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4834. if (addr){
  4835. memcpy(&addr->u.a6.addr, &ifa->addr,
  4836. sizeof(struct in6_addr));
  4837. addr->u.a6.pfxlen = ifa->prefix_len;
  4838. addr->type = QETH_IP_TYPE_NORMAL;
  4839. if (!qeth_delete_ip(card, addr))
  4840. kfree(addr);
  4841. }
  4842. }
  4843. in6_dev_put(in6_dev);
  4844. #endif /* CONFIG_QETH_IPV6 */
  4845. }
  4846. static void
  4847. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  4848. enum qeth_ipa_cmds ipacmd)
  4849. {
  4850. int rc;
  4851. struct qeth_ipa_cmd *cmd;
  4852. struct qeth_cmd_buffer *iob;
  4853. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  4854. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  4855. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4856. cmd->data.setdelvlan.vlan_id = i;
  4857. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  4858. if (rc) {
  4859. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  4860. "Continuing\n",i, QETH_CARD_IFNAME(card), rc);
  4861. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", ipacmd);
  4862. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  4863. QETH_DBF_TEXT_(trace, 2, "err%d", rc);
  4864. }
  4865. }
  4866. static void
  4867. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  4868. {
  4869. unsigned short i;
  4870. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  4871. if (!card->vlangrp)
  4872. return;
  4873. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4874. if (card->vlangrp->vlan_devices[i] == NULL)
  4875. continue;
  4876. if (clear)
  4877. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  4878. else
  4879. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  4880. }
  4881. }
  4882. /*add_vid is layer 2 used only ....*/
  4883. static void
  4884. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  4885. {
  4886. struct qeth_card *card;
  4887. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  4888. card = (struct qeth_card *) dev->priv;
  4889. if (!card->options.layer2)
  4890. return;
  4891. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  4892. }
  4893. /*... kill_vid used for both modes*/
  4894. static void
  4895. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  4896. {
  4897. struct qeth_card *card;
  4898. unsigned long flags;
  4899. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  4900. card = (struct qeth_card *) dev->priv;
  4901. /* free all skbs for the vlan device */
  4902. qeth_free_vlan_skbs(card, vid);
  4903. spin_lock_irqsave(&card->vlanlock, flags);
  4904. /* unregister IP addresses of vlan device */
  4905. qeth_free_vlan_addresses4(card, vid);
  4906. qeth_free_vlan_addresses6(card, vid);
  4907. if (card->vlangrp)
  4908. card->vlangrp->vlan_devices[vid] = NULL;
  4909. spin_unlock_irqrestore(&card->vlanlock, flags);
  4910. if (card->options.layer2)
  4911. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  4912. qeth_set_multicast_list(card->dev);
  4913. }
  4914. #endif
  4915. /**
  4916. * set multicast address on card
  4917. */
  4918. static void
  4919. qeth_set_multicast_list(struct net_device *dev)
  4920. {
  4921. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4922. if (card->info.type == QETH_CARD_TYPE_OSN)
  4923. return ;
  4924. QETH_DBF_TEXT(trace,3,"setmulti");
  4925. qeth_delete_mc_addresses(card);
  4926. qeth_add_multicast_ipv4(card);
  4927. #ifdef CONFIG_QETH_IPV6
  4928. qeth_add_multicast_ipv6(card);
  4929. #endif
  4930. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  4931. schedule_work(&card->kernel_thread_starter);
  4932. }
  4933. static int
  4934. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  4935. {
  4936. return 0;
  4937. }
  4938. static void
  4939. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  4940. {
  4941. if (dev->type == ARPHRD_IEEE802_TR)
  4942. ip_tr_mc_map(ipm, mac);
  4943. else
  4944. ip_eth_mc_map(ipm, mac);
  4945. }
  4946. static struct qeth_ipaddr *
  4947. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  4948. {
  4949. struct qeth_ipaddr *addr;
  4950. addr = kmalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  4951. if (addr == NULL) {
  4952. PRINT_WARN("Not enough memory to add address\n");
  4953. return NULL;
  4954. }
  4955. memset(addr,0,sizeof(struct qeth_ipaddr));
  4956. addr->type = QETH_IP_TYPE_NORMAL;
  4957. addr->proto = prot;
  4958. return addr;
  4959. }
  4960. int
  4961. qeth_osn_assist(struct net_device *dev,
  4962. void *data,
  4963. int data_len)
  4964. {
  4965. struct qeth_cmd_buffer *iob;
  4966. struct qeth_card *card;
  4967. int rc;
  4968. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  4969. if (!dev)
  4970. return -ENODEV;
  4971. card = (struct qeth_card *)dev->priv;
  4972. if (!card)
  4973. return -ENODEV;
  4974. if ((card->state != CARD_STATE_UP) &&
  4975. (card->state != CARD_STATE_SOFTSETUP))
  4976. return -ENODEV;
  4977. iob = qeth_wait_for_buffer(&card->write);
  4978. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  4979. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  4980. return rc;
  4981. }
  4982. static struct net_device *
  4983. qeth_netdev_by_devno(unsigned char *read_dev_no)
  4984. {
  4985. struct qeth_card *card;
  4986. struct net_device *ndev;
  4987. unsigned char *readno;
  4988. __u16 temp_dev_no, card_dev_no;
  4989. char *endp;
  4990. unsigned long flags;
  4991. ndev = NULL;
  4992. memcpy(&temp_dev_no, read_dev_no, 2);
  4993. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  4994. list_for_each_entry(card, &qeth_card_list.list, list) {
  4995. readno = CARD_RDEV_ID(card);
  4996. readno += (strlen(readno) - 4);
  4997. card_dev_no = simple_strtoul(readno, &endp, 16);
  4998. if (card_dev_no == temp_dev_no) {
  4999. ndev = card->dev;
  5000. break;
  5001. }
  5002. }
  5003. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5004. return ndev;
  5005. }
  5006. int
  5007. qeth_osn_register(unsigned char *read_dev_no,
  5008. struct net_device **dev,
  5009. int (*assist_cb)(struct net_device *, void *),
  5010. int (*data_cb)(struct sk_buff *))
  5011. {
  5012. struct qeth_card * card;
  5013. QETH_DBF_TEXT(trace, 2, "osnreg");
  5014. *dev = qeth_netdev_by_devno(read_dev_no);
  5015. if (*dev == NULL)
  5016. return -ENODEV;
  5017. card = (struct qeth_card *)(*dev)->priv;
  5018. if (!card)
  5019. return -ENODEV;
  5020. if ((assist_cb == NULL) || (data_cb == NULL))
  5021. return -EINVAL;
  5022. card->osn_info.assist_cb = assist_cb;
  5023. card->osn_info.data_cb = data_cb;
  5024. return 0;
  5025. }
  5026. void
  5027. qeth_osn_deregister(struct net_device * dev)
  5028. {
  5029. struct qeth_card *card;
  5030. QETH_DBF_TEXT(trace, 2, "osndereg");
  5031. if (!dev)
  5032. return;
  5033. card = (struct qeth_card *)dev->priv;
  5034. if (!card)
  5035. return;
  5036. card->osn_info.assist_cb = NULL;
  5037. card->osn_info.data_cb = NULL;
  5038. return;
  5039. }
  5040. static void
  5041. qeth_delete_mc_addresses(struct qeth_card *card)
  5042. {
  5043. struct qeth_ipaddr *iptodo;
  5044. unsigned long flags;
  5045. QETH_DBF_TEXT(trace,4,"delmc");
  5046. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5047. if (!iptodo) {
  5048. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5049. return;
  5050. }
  5051. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5052. spin_lock_irqsave(&card->ip_lock, flags);
  5053. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5054. kfree(iptodo);
  5055. spin_unlock_irqrestore(&card->ip_lock, flags);
  5056. }
  5057. static inline void
  5058. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5059. {
  5060. struct qeth_ipaddr *ipm;
  5061. struct ip_mc_list *im4;
  5062. char buf[MAX_ADDR_LEN];
  5063. QETH_DBF_TEXT(trace,4,"addmc");
  5064. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5065. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5066. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5067. if (!ipm)
  5068. continue;
  5069. ipm->u.a4.addr = im4->multiaddr;
  5070. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5071. ipm->is_multicast = 1;
  5072. if (!qeth_add_ip(card,ipm))
  5073. kfree(ipm);
  5074. }
  5075. }
  5076. static inline void
  5077. qeth_add_vlan_mc(struct qeth_card *card)
  5078. {
  5079. #ifdef CONFIG_QETH_VLAN
  5080. struct in_device *in_dev;
  5081. struct vlan_group *vg;
  5082. int i;
  5083. QETH_DBF_TEXT(trace,4,"addmcvl");
  5084. if ( ((card->options.layer2 == 0) &&
  5085. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5086. (card->vlangrp == NULL) )
  5087. return ;
  5088. vg = card->vlangrp;
  5089. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5090. if (vg->vlan_devices[i] == NULL ||
  5091. !(vg->vlan_devices[i]->flags & IFF_UP))
  5092. continue;
  5093. in_dev = in_dev_get(vg->vlan_devices[i]);
  5094. if (!in_dev)
  5095. continue;
  5096. read_lock(&in_dev->mc_list_lock);
  5097. qeth_add_mc(card,in_dev);
  5098. read_unlock(&in_dev->mc_list_lock);
  5099. in_dev_put(in_dev);
  5100. }
  5101. #endif
  5102. }
  5103. static void
  5104. qeth_add_multicast_ipv4(struct qeth_card *card)
  5105. {
  5106. struct in_device *in4_dev;
  5107. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5108. in4_dev = in_dev_get(card->dev);
  5109. if (in4_dev == NULL)
  5110. return;
  5111. read_lock(&in4_dev->mc_list_lock);
  5112. qeth_add_mc(card, in4_dev);
  5113. qeth_add_vlan_mc(card);
  5114. read_unlock(&in4_dev->mc_list_lock);
  5115. in_dev_put(in4_dev);
  5116. }
  5117. #ifdef CONFIG_QETH_IPV6
  5118. static inline void
  5119. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5120. {
  5121. struct qeth_ipaddr *ipm;
  5122. struct ifmcaddr6 *im6;
  5123. char buf[MAX_ADDR_LEN];
  5124. QETH_DBF_TEXT(trace,4,"addmc6");
  5125. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5126. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5127. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5128. if (!ipm)
  5129. continue;
  5130. ipm->is_multicast = 1;
  5131. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5132. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5133. sizeof(struct in6_addr));
  5134. if (!qeth_add_ip(card,ipm))
  5135. kfree(ipm);
  5136. }
  5137. }
  5138. static inline void
  5139. qeth_add_vlan_mc6(struct qeth_card *card)
  5140. {
  5141. #ifdef CONFIG_QETH_VLAN
  5142. struct inet6_dev *in_dev;
  5143. struct vlan_group *vg;
  5144. int i;
  5145. QETH_DBF_TEXT(trace,4,"admc6vl");
  5146. if ( ((card->options.layer2 == 0) &&
  5147. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5148. (card->vlangrp == NULL))
  5149. return ;
  5150. vg = card->vlangrp;
  5151. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5152. if (vg->vlan_devices[i] == NULL ||
  5153. !(vg->vlan_devices[i]->flags & IFF_UP))
  5154. continue;
  5155. in_dev = in6_dev_get(vg->vlan_devices[i]);
  5156. if (!in_dev)
  5157. continue;
  5158. read_lock(&in_dev->lock);
  5159. qeth_add_mc6(card,in_dev);
  5160. read_unlock(&in_dev->lock);
  5161. in6_dev_put(in_dev);
  5162. }
  5163. #endif /* CONFIG_QETH_VLAN */
  5164. }
  5165. static void
  5166. qeth_add_multicast_ipv6(struct qeth_card *card)
  5167. {
  5168. struct inet6_dev *in6_dev;
  5169. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5170. if ((card->options.layer2 == 0) &&
  5171. (!qeth_is_supported(card, IPA_IPV6)) )
  5172. return ;
  5173. in6_dev = in6_dev_get(card->dev);
  5174. if (in6_dev == NULL)
  5175. return;
  5176. read_lock(&in6_dev->lock);
  5177. qeth_add_mc6(card, in6_dev);
  5178. qeth_add_vlan_mc6(card);
  5179. read_unlock(&in6_dev->lock);
  5180. in6_dev_put(in6_dev);
  5181. }
  5182. #endif /* CONFIG_QETH_IPV6 */
  5183. static int
  5184. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5185. enum qeth_ipa_cmds ipacmd,
  5186. int (*reply_cb) (struct qeth_card *,
  5187. struct qeth_reply*,
  5188. unsigned long))
  5189. {
  5190. struct qeth_ipa_cmd *cmd;
  5191. struct qeth_cmd_buffer *iob;
  5192. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5193. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5194. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5195. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5196. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5197. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5198. }
  5199. static int
  5200. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5201. struct qeth_reply *reply,
  5202. unsigned long data)
  5203. {
  5204. struct qeth_ipa_cmd *cmd;
  5205. __u8 *mac;
  5206. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5207. cmd = (struct qeth_ipa_cmd *) data;
  5208. mac = &cmd->data.setdelmac.mac[0];
  5209. /* MAC already registered, needed in couple/uncouple case */
  5210. if (cmd->hdr.return_code == 0x2005) {
  5211. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5212. "already existing on %s \n",
  5213. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5214. QETH_CARD_IFNAME(card));
  5215. cmd->hdr.return_code = 0;
  5216. }
  5217. if (cmd->hdr.return_code)
  5218. PRINT_ERR("Could not set group MAC " \
  5219. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5220. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5221. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5222. return 0;
  5223. }
  5224. static int
  5225. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5226. {
  5227. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5228. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5229. qeth_layer2_send_setgroupmac_cb);
  5230. }
  5231. static int
  5232. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5233. struct qeth_reply *reply,
  5234. unsigned long data)
  5235. {
  5236. struct qeth_ipa_cmd *cmd;
  5237. __u8 *mac;
  5238. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5239. cmd = (struct qeth_ipa_cmd *) data;
  5240. mac = &cmd->data.setdelmac.mac[0];
  5241. if (cmd->hdr.return_code)
  5242. PRINT_ERR("Could not delete group MAC " \
  5243. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5244. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5245. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5246. return 0;
  5247. }
  5248. static int
  5249. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5250. {
  5251. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5252. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5253. qeth_layer2_send_delgroupmac_cb);
  5254. }
  5255. static int
  5256. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5257. struct qeth_reply *reply,
  5258. unsigned long data)
  5259. {
  5260. struct qeth_ipa_cmd *cmd;
  5261. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5262. cmd = (struct qeth_ipa_cmd *) data;
  5263. if (cmd->hdr.return_code) {
  5264. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5265. PRINT_WARN("Error in registering MAC address on " \
  5266. "device %s: x%x\n", CARD_BUS_ID(card),
  5267. cmd->hdr.return_code);
  5268. card->info.layer2_mac_registered = 0;
  5269. cmd->hdr.return_code = -EIO;
  5270. } else {
  5271. card->info.layer2_mac_registered = 1;
  5272. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5273. OSA_ADDR_LEN);
  5274. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5275. "successfully registered on device %s\n",
  5276. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5277. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5278. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5279. card->dev->name);
  5280. }
  5281. return 0;
  5282. }
  5283. static int
  5284. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5285. {
  5286. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5287. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5288. qeth_layer2_send_setmac_cb);
  5289. }
  5290. static int
  5291. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5292. struct qeth_reply *reply,
  5293. unsigned long data)
  5294. {
  5295. struct qeth_ipa_cmd *cmd;
  5296. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5297. cmd = (struct qeth_ipa_cmd *) data;
  5298. if (cmd->hdr.return_code) {
  5299. PRINT_WARN("Error in deregistering MAC address on " \
  5300. "device %s: x%x\n", CARD_BUS_ID(card),
  5301. cmd->hdr.return_code);
  5302. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5303. cmd->hdr.return_code = -EIO;
  5304. return 0;
  5305. }
  5306. card->info.layer2_mac_registered = 0;
  5307. return 0;
  5308. }
  5309. static int
  5310. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5311. {
  5312. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5313. if (!card->info.layer2_mac_registered)
  5314. return 0;
  5315. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5316. qeth_layer2_send_delmac_cb);
  5317. }
  5318. static int
  5319. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5320. {
  5321. struct sockaddr *addr = p;
  5322. struct qeth_card *card;
  5323. int rc = 0;
  5324. QETH_DBF_TEXT(trace, 3, "setmac");
  5325. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5326. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5327. return -EOPNOTSUPP;
  5328. }
  5329. card = (struct qeth_card *) dev->priv;
  5330. if (!card->options.layer2) {
  5331. PRINT_WARN("Setting MAC address on %s is not supported"
  5332. "in Layer 3 mode.\n", dev->name);
  5333. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5334. return -EOPNOTSUPP;
  5335. }
  5336. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5337. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5338. dev->name);
  5339. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5340. return -EOPNOTSUPP;
  5341. }
  5342. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5343. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5344. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5345. if (!rc)
  5346. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5347. return rc;
  5348. }
  5349. static void
  5350. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5351. __u8 command, enum qeth_prot_versions prot)
  5352. {
  5353. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5354. cmd->hdr.command = command;
  5355. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5356. cmd->hdr.seqno = card->seqno.ipa;
  5357. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5358. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5359. if (card->options.layer2)
  5360. cmd->hdr.prim_version_no = 2;
  5361. else
  5362. cmd->hdr.prim_version_no = 1;
  5363. cmd->hdr.param_count = 1;
  5364. cmd->hdr.prot_version = prot;
  5365. cmd->hdr.ipa_supported = 0;
  5366. cmd->hdr.ipa_enabled = 0;
  5367. }
  5368. static struct qeth_cmd_buffer *
  5369. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5370. enum qeth_prot_versions prot)
  5371. {
  5372. struct qeth_cmd_buffer *iob;
  5373. struct qeth_ipa_cmd *cmd;
  5374. iob = qeth_wait_for_buffer(&card->write);
  5375. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5376. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5377. return iob;
  5378. }
  5379. static int
  5380. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5381. {
  5382. int rc;
  5383. struct qeth_cmd_buffer *iob;
  5384. struct qeth_ipa_cmd *cmd;
  5385. QETH_DBF_TEXT(trace,4,"setdelmc");
  5386. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5387. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5388. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5389. if (addr->proto == QETH_PROT_IPV6)
  5390. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5391. sizeof(struct in6_addr));
  5392. else
  5393. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5394. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5395. return rc;
  5396. }
  5397. static inline void
  5398. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5399. {
  5400. int i,j;
  5401. for (i=0;i<16;i++) {
  5402. j=(len)-(i*8);
  5403. if (j >= 8)
  5404. netmask[i] = 0xff;
  5405. else if (j > 0)
  5406. netmask[i] = (u8)(0xFF00>>j);
  5407. else
  5408. netmask[i] = 0;
  5409. }
  5410. }
  5411. static int
  5412. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5413. int ipacmd, unsigned int flags)
  5414. {
  5415. int rc;
  5416. struct qeth_cmd_buffer *iob;
  5417. struct qeth_ipa_cmd *cmd;
  5418. __u8 netmask[16];
  5419. QETH_DBF_TEXT(trace,4,"setdelip");
  5420. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5421. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5422. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5423. if (addr->proto == QETH_PROT_IPV6) {
  5424. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5425. sizeof(struct in6_addr));
  5426. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5427. memcpy(cmd->data.setdelip6.mask, netmask,
  5428. sizeof(struct in6_addr));
  5429. cmd->data.setdelip6.flags = flags;
  5430. } else {
  5431. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5432. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5433. cmd->data.setdelip4.flags = flags;
  5434. }
  5435. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5436. return rc;
  5437. }
  5438. static int
  5439. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5440. struct qeth_ipaddr *addr)
  5441. {
  5442. if (!addr->is_multicast)
  5443. return 0;
  5444. QETH_DBF_TEXT(trace, 2, "setgmac");
  5445. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5446. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5447. }
  5448. static int
  5449. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5450. struct qeth_ipaddr *addr)
  5451. {
  5452. if (!addr->is_multicast)
  5453. return 0;
  5454. QETH_DBF_TEXT(trace, 2, "delgmac");
  5455. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5456. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5457. }
  5458. static int
  5459. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5460. struct qeth_ipaddr *addr)
  5461. {
  5462. char buf[50];
  5463. int rc;
  5464. int cnt = 3;
  5465. if (addr->proto == QETH_PROT_IPV4) {
  5466. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5467. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5468. } else if (addr->proto == QETH_PROT_IPV6) {
  5469. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5470. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5471. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5472. } else {
  5473. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5474. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5475. }
  5476. do {
  5477. if (addr->is_multicast)
  5478. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5479. else
  5480. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5481. addr->set_flags);
  5482. if (rc)
  5483. QETH_DBF_TEXT(trace, 2, "failed");
  5484. } while ((--cnt > 0) && rc);
  5485. if (rc){
  5486. QETH_DBF_TEXT(trace, 2, "FAILED");
  5487. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5488. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5489. buf, rc, rc);
  5490. }
  5491. return rc;
  5492. }
  5493. static int
  5494. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5495. struct qeth_ipaddr *addr)
  5496. {
  5497. //char buf[50];
  5498. int rc;
  5499. if (addr->proto == QETH_PROT_IPV4) {
  5500. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5501. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5502. } else if (addr->proto == QETH_PROT_IPV6) {
  5503. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5504. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5505. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5506. } else {
  5507. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5508. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5509. }
  5510. if (addr->is_multicast)
  5511. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5512. else
  5513. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5514. addr->del_flags);
  5515. if (rc) {
  5516. QETH_DBF_TEXT(trace, 2, "failed");
  5517. /* TODO: re-activate this warning as soon as we have a
  5518. * clean mirco code
  5519. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5520. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5521. buf, rc);
  5522. */
  5523. }
  5524. return rc;
  5525. }
  5526. static int
  5527. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5528. {
  5529. if (card->options.layer2)
  5530. return qeth_layer2_register_addr_entry(card, addr);
  5531. return qeth_layer3_register_addr_entry(card, addr);
  5532. }
  5533. static int
  5534. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5535. {
  5536. if (card->options.layer2)
  5537. return qeth_layer2_deregister_addr_entry(card, addr);
  5538. return qeth_layer3_deregister_addr_entry(card, addr);
  5539. }
  5540. static u32
  5541. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5542. {
  5543. /* We may need to say that we support tx csum offload if
  5544. * we do EDDP or TSO. There are discussions going on to
  5545. * enforce rules in the stack and in ethtool that make
  5546. * SG and TSO depend on HW_CSUM. At the moment there are
  5547. * no such rules....
  5548. * If we say yes here, we have to checksum outbound packets
  5549. * any time. */
  5550. return 0;
  5551. }
  5552. static int
  5553. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5554. {
  5555. return -EINVAL;
  5556. }
  5557. static u32
  5558. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5559. {
  5560. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5561. return (card->options.checksum_type == HW_CHECKSUMMING);
  5562. }
  5563. static int
  5564. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5565. {
  5566. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5567. if ((card->state != CARD_STATE_DOWN) &&
  5568. (card->state != CARD_STATE_RECOVER))
  5569. return -EPERM;
  5570. if (data)
  5571. card->options.checksum_type = HW_CHECKSUMMING;
  5572. else
  5573. card->options.checksum_type = SW_CHECKSUMMING;
  5574. return 0;
  5575. }
  5576. static u32
  5577. qeth_ethtool_get_sg(struct net_device *dev)
  5578. {
  5579. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5580. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5581. (dev->features & NETIF_F_SG));
  5582. }
  5583. static int
  5584. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5585. {
  5586. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5587. if (data) {
  5588. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5589. dev->features |= NETIF_F_SG;
  5590. else {
  5591. dev->features &= ~NETIF_F_SG;
  5592. return -EINVAL;
  5593. }
  5594. } else
  5595. dev->features &= ~NETIF_F_SG;
  5596. return 0;
  5597. }
  5598. static u32
  5599. qeth_ethtool_get_tso(struct net_device *dev)
  5600. {
  5601. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5602. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5603. (dev->features & NETIF_F_TSO));
  5604. }
  5605. static int
  5606. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5607. {
  5608. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5609. if (data) {
  5610. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5611. dev->features |= NETIF_F_TSO;
  5612. else {
  5613. dev->features &= ~NETIF_F_TSO;
  5614. return -EINVAL;
  5615. }
  5616. } else
  5617. dev->features &= ~NETIF_F_TSO;
  5618. return 0;
  5619. }
  5620. static struct ethtool_ops qeth_ethtool_ops = {
  5621. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5622. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5623. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5624. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5625. .get_sg = qeth_ethtool_get_sg,
  5626. .set_sg = qeth_ethtool_set_sg,
  5627. .get_tso = qeth_ethtool_get_tso,
  5628. .set_tso = qeth_ethtool_set_tso,
  5629. };
  5630. static int
  5631. qeth_netdev_init(struct net_device *dev)
  5632. {
  5633. struct qeth_card *card;
  5634. card = (struct qeth_card *) dev->priv;
  5635. QETH_DBF_TEXT(trace,3,"initdev");
  5636. dev->tx_timeout = &qeth_tx_timeout;
  5637. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5638. dev->open = qeth_open;
  5639. dev->stop = qeth_stop;
  5640. dev->hard_start_xmit = qeth_hard_start_xmit;
  5641. dev->do_ioctl = qeth_do_ioctl;
  5642. dev->get_stats = qeth_get_stats;
  5643. dev->change_mtu = qeth_change_mtu;
  5644. dev->neigh_setup = qeth_neigh_setup;
  5645. dev->set_multicast_list = qeth_set_multicast_list;
  5646. #ifdef CONFIG_QETH_VLAN
  5647. dev->vlan_rx_register = qeth_vlan_rx_register;
  5648. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5649. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5650. #endif
  5651. dev->hard_header = card->orig_hard_header;
  5652. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5653. dev->rebuild_header = NULL;
  5654. dev->hard_header = NULL;
  5655. if (card->options.fake_ll)
  5656. dev->hard_header = qeth_fake_header;
  5657. dev->header_cache_update = NULL;
  5658. dev->hard_header_cache = NULL;
  5659. }
  5660. #ifdef CONFIG_QETH_IPV6
  5661. /*IPv6 address autoconfiguration stuff*/
  5662. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5663. card->dev->dev_id = card->info.unique_id & 0xffff;
  5664. #endif
  5665. dev->hard_header_parse = NULL;
  5666. dev->set_mac_address = qeth_layer2_set_mac_address;
  5667. dev->flags |= qeth_get_netdev_flags(card);
  5668. if ((card->options.fake_broadcast) ||
  5669. (card->info.broadcast_capable))
  5670. dev->flags |= IFF_BROADCAST;
  5671. dev->hard_header_len =
  5672. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5673. dev->addr_len = OSA_ADDR_LEN;
  5674. dev->mtu = card->info.initial_mtu;
  5675. if (card->info.type != QETH_CARD_TYPE_OSN)
  5676. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5677. SET_MODULE_OWNER(dev);
  5678. return 0;
  5679. }
  5680. static void
  5681. qeth_init_func_level(struct qeth_card *card)
  5682. {
  5683. if (card->ipato.enabled) {
  5684. if (card->info.type == QETH_CARD_TYPE_IQD)
  5685. card->info.func_level =
  5686. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  5687. else
  5688. card->info.func_level =
  5689. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  5690. } else {
  5691. if (card->info.type == QETH_CARD_TYPE_IQD)
  5692. /*FIXME:why do we have same values for dis and ena for osae??? */
  5693. card->info.func_level =
  5694. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  5695. else
  5696. card->info.func_level =
  5697. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  5698. }
  5699. }
  5700. /**
  5701. * hardsetup card, initialize MPC and QDIO stuff
  5702. */
  5703. static int
  5704. qeth_hardsetup_card(struct qeth_card *card)
  5705. {
  5706. int retries = 3;
  5707. int rc;
  5708. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  5709. retry:
  5710. if (retries < 3){
  5711. PRINT_WARN("Retrying to do IDX activates.\n");
  5712. ccw_device_set_offline(CARD_DDEV(card));
  5713. ccw_device_set_offline(CARD_WDEV(card));
  5714. ccw_device_set_offline(CARD_RDEV(card));
  5715. ccw_device_set_online(CARD_RDEV(card));
  5716. ccw_device_set_online(CARD_WDEV(card));
  5717. ccw_device_set_online(CARD_DDEV(card));
  5718. }
  5719. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  5720. if (rc == -ERESTARTSYS) {
  5721. QETH_DBF_TEXT(setup, 2, "break1");
  5722. return rc;
  5723. } else if (rc) {
  5724. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  5725. if (--retries < 0)
  5726. goto out;
  5727. else
  5728. goto retry;
  5729. }
  5730. if ((rc = qeth_get_unitaddr(card))){
  5731. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  5732. return rc;
  5733. }
  5734. qeth_init_tokens(card);
  5735. qeth_init_func_level(card);
  5736. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  5737. if (rc == -ERESTARTSYS) {
  5738. QETH_DBF_TEXT(setup, 2, "break2");
  5739. return rc;
  5740. } else if (rc) {
  5741. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  5742. if (--retries < 0)
  5743. goto out;
  5744. else
  5745. goto retry;
  5746. }
  5747. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  5748. if (rc == -ERESTARTSYS) {
  5749. QETH_DBF_TEXT(setup, 2, "break3");
  5750. return rc;
  5751. } else if (rc) {
  5752. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  5753. if (--retries < 0)
  5754. goto out;
  5755. else
  5756. goto retry;
  5757. }
  5758. if ((rc = qeth_mpc_initialize(card))){
  5759. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  5760. goto out;
  5761. }
  5762. /*network device will be recovered*/
  5763. if (card->dev) {
  5764. card->dev->hard_header = card->orig_hard_header;
  5765. return 0;
  5766. }
  5767. /* at first set_online allocate netdev */
  5768. card->dev = qeth_get_netdevice(card->info.type,
  5769. card->info.link_type);
  5770. if (!card->dev){
  5771. qeth_qdio_clear_card(card, card->info.type !=
  5772. QETH_CARD_TYPE_IQD);
  5773. rc = -ENODEV;
  5774. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  5775. goto out;
  5776. }
  5777. card->dev->priv = card;
  5778. card->orig_hard_header = card->dev->hard_header;
  5779. card->dev->type = qeth_get_arphdr_type(card->info.type,
  5780. card->info.link_type);
  5781. card->dev->init = qeth_netdev_init;
  5782. return 0;
  5783. out:
  5784. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  5785. return rc;
  5786. }
  5787. static int
  5788. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5789. unsigned long data)
  5790. {
  5791. struct qeth_ipa_cmd *cmd;
  5792. QETH_DBF_TEXT(trace,4,"defadpcb");
  5793. cmd = (struct qeth_ipa_cmd *) data;
  5794. if (cmd->hdr.return_code == 0){
  5795. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  5796. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  5797. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  5798. #ifdef CONFIG_QETH_IPV6
  5799. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  5800. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  5801. #endif
  5802. }
  5803. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  5804. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  5805. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  5806. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  5807. }
  5808. return 0;
  5809. }
  5810. static int
  5811. qeth_default_setadapterparms_cb(struct qeth_card *card,
  5812. struct qeth_reply *reply,
  5813. unsigned long data)
  5814. {
  5815. struct qeth_ipa_cmd *cmd;
  5816. QETH_DBF_TEXT(trace,4,"defadpcb");
  5817. cmd = (struct qeth_ipa_cmd *) data;
  5818. if (cmd->hdr.return_code == 0)
  5819. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  5820. return 0;
  5821. }
  5822. static int
  5823. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5824. unsigned long data)
  5825. {
  5826. struct qeth_ipa_cmd *cmd;
  5827. QETH_DBF_TEXT(trace,3,"quyadpcb");
  5828. cmd = (struct qeth_ipa_cmd *) data;
  5829. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  5830. card->info.link_type =
  5831. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  5832. card->options.adp.supported_funcs =
  5833. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  5834. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5835. }
  5836. static int
  5837. qeth_query_setadapterparms(struct qeth_card *card)
  5838. {
  5839. int rc;
  5840. struct qeth_cmd_buffer *iob;
  5841. QETH_DBF_TEXT(trace,3,"queryadp");
  5842. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  5843. sizeof(struct qeth_ipacmd_setadpparms));
  5844. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  5845. return rc;
  5846. }
  5847. static int
  5848. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  5849. struct qeth_reply *reply,
  5850. unsigned long data)
  5851. {
  5852. struct qeth_ipa_cmd *cmd;
  5853. QETH_DBF_TEXT(trace,4,"chgmaccb");
  5854. cmd = (struct qeth_ipa_cmd *) data;
  5855. memcpy(card->dev->dev_addr,
  5856. &cmd->data.setadapterparms.data.change_addr.addr,OSA_ADDR_LEN);
  5857. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  5858. return 0;
  5859. }
  5860. static int
  5861. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  5862. {
  5863. int rc;
  5864. struct qeth_cmd_buffer *iob;
  5865. struct qeth_ipa_cmd *cmd;
  5866. QETH_DBF_TEXT(trace,4,"chgmac");
  5867. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  5868. sizeof(struct qeth_ipacmd_setadpparms));
  5869. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5870. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  5871. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  5872. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  5873. card->dev->dev_addr, OSA_ADDR_LEN);
  5874. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  5875. NULL);
  5876. return rc;
  5877. }
  5878. static int
  5879. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  5880. {
  5881. int rc;
  5882. struct qeth_cmd_buffer *iob;
  5883. struct qeth_ipa_cmd *cmd;
  5884. QETH_DBF_TEXT(trace,4,"adpmode");
  5885. iob = qeth_get_adapter_cmd(card, command,
  5886. sizeof(struct qeth_ipacmd_setadpparms));
  5887. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5888. cmd->data.setadapterparms.data.mode = mode;
  5889. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  5890. NULL);
  5891. return rc;
  5892. }
  5893. static inline int
  5894. qeth_setadapter_hstr(struct qeth_card *card)
  5895. {
  5896. int rc;
  5897. QETH_DBF_TEXT(trace,4,"adphstr");
  5898. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  5899. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  5900. card->options.broadcast_mode);
  5901. if (rc)
  5902. PRINT_WARN("couldn't set broadcast mode on "
  5903. "device %s: x%x\n",
  5904. CARD_BUS_ID(card), rc);
  5905. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  5906. card->options.macaddr_mode);
  5907. if (rc)
  5908. PRINT_WARN("couldn't set macaddr mode on "
  5909. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  5910. return rc;
  5911. }
  5912. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  5913. PRINT_WARN("set adapter parameters not available "
  5914. "to set broadcast mode, using ALLRINGS "
  5915. "on device %s:\n", CARD_BUS_ID(card));
  5916. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  5917. PRINT_WARN("set adapter parameters not available "
  5918. "to set macaddr mode, using NONCANONICAL "
  5919. "on device %s:\n", CARD_BUS_ID(card));
  5920. return 0;
  5921. }
  5922. static int
  5923. qeth_setadapter_parms(struct qeth_card *card)
  5924. {
  5925. int rc;
  5926. QETH_DBF_TEXT(setup, 2, "setadprm");
  5927. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  5928. PRINT_WARN("set adapter parameters not supported "
  5929. "on device %s.\n",
  5930. CARD_BUS_ID(card));
  5931. QETH_DBF_TEXT(setup, 2, " notsupp");
  5932. return 0;
  5933. }
  5934. rc = qeth_query_setadapterparms(card);
  5935. if (rc) {
  5936. PRINT_WARN("couldn't set adapter parameters on device %s: "
  5937. "x%x\n", CARD_BUS_ID(card), rc);
  5938. return rc;
  5939. }
  5940. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  5941. rc = qeth_setadpparms_change_macaddr(card);
  5942. if (rc)
  5943. PRINT_WARN("couldn't get MAC address on "
  5944. "device %s: x%x\n",
  5945. CARD_BUS_ID(card), rc);
  5946. }
  5947. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  5948. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  5949. rc = qeth_setadapter_hstr(card);
  5950. return rc;
  5951. }
  5952. static int
  5953. qeth_layer2_initialize(struct qeth_card *card)
  5954. {
  5955. int rc = 0;
  5956. QETH_DBF_TEXT(setup, 2, "doL2init");
  5957. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  5958. rc = qeth_setadpparms_change_macaddr(card);
  5959. if (rc) {
  5960. PRINT_WARN("couldn't get MAC address on "
  5961. "device %s: x%x\n",
  5962. CARD_BUS_ID(card), rc);
  5963. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  5964. return rc;
  5965. }
  5966. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  5967. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  5968. if (rc)
  5969. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  5970. return 0;
  5971. }
  5972. static int
  5973. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5974. enum qeth_prot_versions prot)
  5975. {
  5976. int rc;
  5977. struct qeth_cmd_buffer *iob;
  5978. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  5979. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5980. return rc;
  5981. }
  5982. static int
  5983. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  5984. {
  5985. int rc;
  5986. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  5987. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  5988. return rc;
  5989. }
  5990. static int
  5991. qeth_send_stoplan(struct qeth_card *card)
  5992. {
  5993. int rc = 0;
  5994. /*
  5995. * TODO: according to the IPA format document page 14,
  5996. * TCP/IP (we!) never issue a STOPLAN
  5997. * is this right ?!?
  5998. */
  5999. QETH_DBF_TEXT(trace, 2, "stoplan");
  6000. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6001. return rc;
  6002. }
  6003. static int
  6004. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6005. unsigned long data)
  6006. {
  6007. struct qeth_ipa_cmd *cmd;
  6008. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6009. cmd = (struct qeth_ipa_cmd *) data;
  6010. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6011. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6012. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6013. /* Disable IPV6 support hard coded for Hipersockets */
  6014. if(card->info.type == QETH_CARD_TYPE_IQD)
  6015. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6016. } else {
  6017. #ifdef CONFIG_QETH_IPV6
  6018. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6019. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6020. #endif
  6021. }
  6022. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6023. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6024. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6025. return 0;
  6026. }
  6027. static int
  6028. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6029. {
  6030. int rc;
  6031. struct qeth_cmd_buffer *iob;
  6032. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6033. if (card->options.layer2) {
  6034. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6035. return -EPERM;
  6036. }
  6037. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6038. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6039. return rc;
  6040. }
  6041. static struct qeth_cmd_buffer *
  6042. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6043. __u16 cmd_code, __u16 len,
  6044. enum qeth_prot_versions prot)
  6045. {
  6046. struct qeth_cmd_buffer *iob;
  6047. struct qeth_ipa_cmd *cmd;
  6048. QETH_DBF_TEXT(trace,4,"getasscm");
  6049. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6050. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6051. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6052. cmd->data.setassparms.hdr.length = 8 + len;
  6053. cmd->data.setassparms.hdr.command_code = cmd_code;
  6054. cmd->data.setassparms.hdr.return_code = 0;
  6055. cmd->data.setassparms.hdr.seq_no = 0;
  6056. return iob;
  6057. }
  6058. static int
  6059. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6060. __u16 len, long data,
  6061. int (*reply_cb)
  6062. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6063. void *reply_param)
  6064. {
  6065. int rc;
  6066. struct qeth_ipa_cmd *cmd;
  6067. QETH_DBF_TEXT(trace,4,"sendassp");
  6068. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6069. if (len <= sizeof(__u32))
  6070. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6071. else if (len > sizeof(__u32))
  6072. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6073. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6074. return rc;
  6075. }
  6076. #ifdef CONFIG_QETH_IPV6
  6077. static int
  6078. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6079. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6080. {
  6081. int rc;
  6082. struct qeth_cmd_buffer *iob;
  6083. QETH_DBF_TEXT(trace,4,"simassp6");
  6084. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6085. 0, QETH_PROT_IPV6);
  6086. rc = qeth_send_setassparms(card, iob, 0, 0,
  6087. qeth_default_setassparms_cb, NULL);
  6088. return rc;
  6089. }
  6090. #endif
  6091. static int
  6092. qeth_send_simple_setassparms(struct qeth_card *card,
  6093. enum qeth_ipa_funcs ipa_func,
  6094. __u16 cmd_code, long data)
  6095. {
  6096. int rc;
  6097. int length = 0;
  6098. struct qeth_cmd_buffer *iob;
  6099. QETH_DBF_TEXT(trace,4,"simassp4");
  6100. if (data)
  6101. length = sizeof(__u32);
  6102. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6103. length, QETH_PROT_IPV4);
  6104. rc = qeth_send_setassparms(card, iob, length, data,
  6105. qeth_default_setassparms_cb, NULL);
  6106. return rc;
  6107. }
  6108. static inline int
  6109. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6110. {
  6111. int rc;
  6112. QETH_DBF_TEXT(trace,3,"ipaarp");
  6113. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6114. PRINT_WARN("ARP processing not supported "
  6115. "on %s!\n", QETH_CARD_IFNAME(card));
  6116. return 0;
  6117. }
  6118. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6119. IPA_CMD_ASS_START, 0);
  6120. if (rc) {
  6121. PRINT_WARN("Could not start ARP processing "
  6122. "assist on %s: 0x%x\n",
  6123. QETH_CARD_IFNAME(card), rc);
  6124. }
  6125. return rc;
  6126. }
  6127. static int
  6128. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6129. {
  6130. int rc;
  6131. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6132. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6133. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6134. QETH_CARD_IFNAME(card));
  6135. return -EOPNOTSUPP;
  6136. }
  6137. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6138. IPA_CMD_ASS_START, 0);
  6139. if (rc) {
  6140. PRINT_WARN("Could not start Hardware IP fragmentation "
  6141. "assist on %s: 0x%x\n",
  6142. QETH_CARD_IFNAME(card), rc);
  6143. } else
  6144. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6145. return rc;
  6146. }
  6147. static int
  6148. qeth_start_ipa_source_mac(struct qeth_card *card)
  6149. {
  6150. int rc;
  6151. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6152. if (!card->options.fake_ll)
  6153. return -EOPNOTSUPP;
  6154. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6155. PRINT_INFO("Inbound source address not "
  6156. "supported on %s\n", QETH_CARD_IFNAME(card));
  6157. return -EOPNOTSUPP;
  6158. }
  6159. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6160. IPA_CMD_ASS_START, 0);
  6161. if (rc)
  6162. PRINT_WARN("Could not start inbound source "
  6163. "assist on %s: 0x%x\n",
  6164. QETH_CARD_IFNAME(card), rc);
  6165. return rc;
  6166. }
  6167. static int
  6168. qeth_start_ipa_vlan(struct qeth_card *card)
  6169. {
  6170. int rc = 0;
  6171. QETH_DBF_TEXT(trace,3,"strtvlan");
  6172. #ifdef CONFIG_QETH_VLAN
  6173. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6174. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6175. return -EOPNOTSUPP;
  6176. }
  6177. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6178. IPA_CMD_ASS_START,0);
  6179. if (rc) {
  6180. PRINT_WARN("Could not start vlan "
  6181. "assist on %s: 0x%x\n",
  6182. QETH_CARD_IFNAME(card), rc);
  6183. } else {
  6184. PRINT_INFO("VLAN enabled \n");
  6185. card->dev->features |=
  6186. NETIF_F_HW_VLAN_FILTER |
  6187. NETIF_F_HW_VLAN_TX |
  6188. NETIF_F_HW_VLAN_RX;
  6189. }
  6190. #endif /* QETH_VLAN */
  6191. return rc;
  6192. }
  6193. static int
  6194. qeth_start_ipa_multicast(struct qeth_card *card)
  6195. {
  6196. int rc;
  6197. QETH_DBF_TEXT(trace,3,"stmcast");
  6198. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6199. PRINT_WARN("Multicast not supported on %s\n",
  6200. QETH_CARD_IFNAME(card));
  6201. return -EOPNOTSUPP;
  6202. }
  6203. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6204. IPA_CMD_ASS_START,0);
  6205. if (rc) {
  6206. PRINT_WARN("Could not start multicast "
  6207. "assist on %s: rc=%i\n",
  6208. QETH_CARD_IFNAME(card), rc);
  6209. } else {
  6210. PRINT_INFO("Multicast enabled\n");
  6211. card->dev->flags |= IFF_MULTICAST;
  6212. }
  6213. return rc;
  6214. }
  6215. #ifdef CONFIG_QETH_IPV6
  6216. static int
  6217. qeth_softsetup_ipv6(struct qeth_card *card)
  6218. {
  6219. int rc;
  6220. QETH_DBF_TEXT(trace,3,"softipv6");
  6221. netif_stop_queue(card->dev);
  6222. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6223. if (rc) {
  6224. PRINT_ERR("IPv6 startlan failed on %s\n",
  6225. QETH_CARD_IFNAME(card));
  6226. return rc;
  6227. }
  6228. netif_wake_queue(card->dev);
  6229. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6230. if (rc) {
  6231. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6232. QETH_CARD_IFNAME(card));
  6233. return rc;
  6234. }
  6235. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6236. IPA_CMD_ASS_START, 3);
  6237. if (rc) {
  6238. PRINT_WARN("IPv6 start assist (version 4) failed "
  6239. "on %s: 0x%x\n",
  6240. QETH_CARD_IFNAME(card), rc);
  6241. return rc;
  6242. }
  6243. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6244. IPA_CMD_ASS_START);
  6245. if (rc) {
  6246. PRINT_WARN("IPV6 start assist (version 6) failed "
  6247. "on %s: 0x%x\n",
  6248. QETH_CARD_IFNAME(card), rc);
  6249. return rc;
  6250. }
  6251. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6252. IPA_CMD_ASS_START);
  6253. if (rc) {
  6254. PRINT_WARN("Could not enable passthrough "
  6255. "on %s: 0x%x\n",
  6256. QETH_CARD_IFNAME(card), rc);
  6257. return rc;
  6258. }
  6259. PRINT_INFO("IPV6 enabled \n");
  6260. return 0;
  6261. }
  6262. #endif
  6263. static int
  6264. qeth_start_ipa_ipv6(struct qeth_card *card)
  6265. {
  6266. int rc = 0;
  6267. #ifdef CONFIG_QETH_IPV6
  6268. QETH_DBF_TEXT(trace,3,"strtipv6");
  6269. if (!qeth_is_supported(card, IPA_IPV6)) {
  6270. PRINT_WARN("IPv6 not supported on %s\n",
  6271. QETH_CARD_IFNAME(card));
  6272. return 0;
  6273. }
  6274. rc = qeth_softsetup_ipv6(card);
  6275. #endif
  6276. return rc ;
  6277. }
  6278. static int
  6279. qeth_start_ipa_broadcast(struct qeth_card *card)
  6280. {
  6281. int rc;
  6282. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6283. card->info.broadcast_capable = 0;
  6284. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6285. PRINT_WARN("Broadcast not supported on %s\n",
  6286. QETH_CARD_IFNAME(card));
  6287. rc = -EOPNOTSUPP;
  6288. goto out;
  6289. }
  6290. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6291. IPA_CMD_ASS_START, 0);
  6292. if (rc) {
  6293. PRINT_WARN("Could not enable broadcasting filtering "
  6294. "on %s: 0x%x\n",
  6295. QETH_CARD_IFNAME(card), rc);
  6296. goto out;
  6297. }
  6298. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6299. IPA_CMD_ASS_CONFIGURE, 1);
  6300. if (rc) {
  6301. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6302. QETH_CARD_IFNAME(card), rc);
  6303. goto out;
  6304. }
  6305. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6306. PRINT_INFO("Broadcast enabled \n");
  6307. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6308. IPA_CMD_ASS_ENABLE, 1);
  6309. if (rc) {
  6310. PRINT_WARN("Could not set up broadcast echo filtering on "
  6311. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6312. goto out;
  6313. }
  6314. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6315. out:
  6316. if (card->info.broadcast_capable)
  6317. card->dev->flags |= IFF_BROADCAST;
  6318. else
  6319. card->dev->flags &= ~IFF_BROADCAST;
  6320. return rc;
  6321. }
  6322. static int
  6323. qeth_send_checksum_command(struct qeth_card *card)
  6324. {
  6325. int rc;
  6326. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6327. IPA_CMD_ASS_START, 0);
  6328. if (rc) {
  6329. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6330. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6331. QETH_CARD_IFNAME(card), rc);
  6332. return rc;
  6333. }
  6334. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6335. IPA_CMD_ASS_ENABLE,
  6336. card->info.csum_mask);
  6337. if (rc) {
  6338. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6339. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6340. QETH_CARD_IFNAME(card), rc);
  6341. return rc;
  6342. }
  6343. return 0;
  6344. }
  6345. static int
  6346. qeth_start_ipa_checksum(struct qeth_card *card)
  6347. {
  6348. int rc = 0;
  6349. QETH_DBF_TEXT(trace,3,"strtcsum");
  6350. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6351. PRINT_WARN("Using no checksumming on %s.\n",
  6352. QETH_CARD_IFNAME(card));
  6353. return 0;
  6354. }
  6355. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6356. PRINT_WARN("Using SW checksumming on %s.\n",
  6357. QETH_CARD_IFNAME(card));
  6358. return 0;
  6359. }
  6360. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6361. PRINT_WARN("Inbound HW Checksumming not "
  6362. "supported on %s,\ncontinuing "
  6363. "using Inbound SW Checksumming\n",
  6364. QETH_CARD_IFNAME(card));
  6365. card->options.checksum_type = SW_CHECKSUMMING;
  6366. return 0;
  6367. }
  6368. rc = qeth_send_checksum_command(card);
  6369. if (!rc) {
  6370. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6371. }
  6372. return rc;
  6373. }
  6374. static int
  6375. qeth_start_ipa_tso(struct qeth_card *card)
  6376. {
  6377. int rc;
  6378. QETH_DBF_TEXT(trace,3,"sttso");
  6379. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6380. PRINT_WARN("Outbound TSO not supported on %s\n",
  6381. QETH_CARD_IFNAME(card));
  6382. rc = -EOPNOTSUPP;
  6383. } else {
  6384. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6385. IPA_CMD_ASS_START,0);
  6386. if (rc)
  6387. PRINT_WARN("Could not start outbound TSO "
  6388. "assist on %s: rc=%i\n",
  6389. QETH_CARD_IFNAME(card), rc);
  6390. else
  6391. PRINT_INFO("Outbound TSO enabled\n");
  6392. }
  6393. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6394. card->options.large_send = QETH_LARGE_SEND_NO;
  6395. card->dev->features &= ~ (NETIF_F_TSO | NETIF_F_SG);
  6396. }
  6397. return rc;
  6398. }
  6399. static int
  6400. qeth_start_ipassists(struct qeth_card *card)
  6401. {
  6402. QETH_DBF_TEXT(trace,3,"strtipas");
  6403. qeth_start_ipa_arp_processing(card); /* go on*/
  6404. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6405. qeth_start_ipa_source_mac(card); /* go on*/
  6406. qeth_start_ipa_vlan(card); /* go on*/
  6407. qeth_start_ipa_multicast(card); /* go on*/
  6408. qeth_start_ipa_ipv6(card); /* go on*/
  6409. qeth_start_ipa_broadcast(card); /* go on*/
  6410. qeth_start_ipa_checksum(card); /* go on*/
  6411. qeth_start_ipa_tso(card); /* go on*/
  6412. return 0;
  6413. }
  6414. static int
  6415. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6416. enum qeth_prot_versions prot)
  6417. {
  6418. int rc;
  6419. struct qeth_ipa_cmd *cmd;
  6420. struct qeth_cmd_buffer *iob;
  6421. QETH_DBF_TEXT(trace,4,"setroutg");
  6422. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6423. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6424. cmd->data.setrtg.type = (type);
  6425. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6426. return rc;
  6427. }
  6428. static void
  6429. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6430. enum qeth_prot_versions prot)
  6431. {
  6432. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6433. switch (*type) {
  6434. case NO_ROUTER:
  6435. case PRIMARY_CONNECTOR:
  6436. case SECONDARY_CONNECTOR:
  6437. case MULTICAST_ROUTER:
  6438. return;
  6439. default:
  6440. goto out_inval;
  6441. }
  6442. } else {
  6443. switch (*type) {
  6444. case NO_ROUTER:
  6445. case PRIMARY_ROUTER:
  6446. case SECONDARY_ROUTER:
  6447. return;
  6448. case MULTICAST_ROUTER:
  6449. if (qeth_is_ipafunc_supported(card, prot,
  6450. IPA_OSA_MC_ROUTER))
  6451. return;
  6452. default:
  6453. goto out_inval;
  6454. }
  6455. }
  6456. out_inval:
  6457. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6458. "Router status set to 'no router'.\n",
  6459. ((*type == PRIMARY_ROUTER)? "primary router" :
  6460. (*type == SECONDARY_ROUTER)? "secondary router" :
  6461. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6462. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6463. (*type == MULTICAST_ROUTER)? "multicast router" :
  6464. "unknown"),
  6465. card->dev->name);
  6466. *type = NO_ROUTER;
  6467. }
  6468. int
  6469. qeth_setrouting_v4(struct qeth_card *card)
  6470. {
  6471. int rc;
  6472. QETH_DBF_TEXT(trace,3,"setrtg4");
  6473. qeth_correct_routing_type(card, &card->options.route4.type,
  6474. QETH_PROT_IPV4);
  6475. rc = qeth_send_setrouting(card, card->options.route4.type,
  6476. QETH_PROT_IPV4);
  6477. if (rc) {
  6478. card->options.route4.type = NO_ROUTER;
  6479. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6480. "Type set to 'no router'.\n",
  6481. rc, QETH_CARD_IFNAME(card));
  6482. }
  6483. return rc;
  6484. }
  6485. int
  6486. qeth_setrouting_v6(struct qeth_card *card)
  6487. {
  6488. int rc = 0;
  6489. QETH_DBF_TEXT(trace,3,"setrtg6");
  6490. #ifdef CONFIG_QETH_IPV6
  6491. qeth_correct_routing_type(card, &card->options.route6.type,
  6492. QETH_PROT_IPV6);
  6493. if ((card->options.route6.type == NO_ROUTER) ||
  6494. ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  6495. (card->options.route6.type == MULTICAST_ROUTER) &&
  6496. !qeth_is_supported6(card,IPA_OSA_MC_ROUTER)))
  6497. return 0;
  6498. rc = qeth_send_setrouting(card, card->options.route6.type,
  6499. QETH_PROT_IPV6);
  6500. if (rc) {
  6501. card->options.route6.type = NO_ROUTER;
  6502. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6503. "Type set to 'no router'.\n",
  6504. rc, QETH_CARD_IFNAME(card));
  6505. }
  6506. #endif
  6507. return rc;
  6508. }
  6509. int
  6510. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6511. {
  6512. int rc = 0;
  6513. if (card->dev == NULL) {
  6514. card->options.large_send = type;
  6515. return 0;
  6516. }
  6517. netif_stop_queue(card->dev);
  6518. card->options.large_send = type;
  6519. switch (card->options.large_send) {
  6520. case QETH_LARGE_SEND_EDDP:
  6521. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6522. break;
  6523. case QETH_LARGE_SEND_TSO:
  6524. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6525. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6526. } else {
  6527. PRINT_WARN("TSO not supported on %s. "
  6528. "large_send set to 'no'.\n",
  6529. card->dev->name);
  6530. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6531. card->options.large_send = QETH_LARGE_SEND_NO;
  6532. rc = -EOPNOTSUPP;
  6533. }
  6534. break;
  6535. default: /* includes QETH_LARGE_SEND_NO */
  6536. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6537. break;
  6538. }
  6539. netif_wake_queue(card->dev);
  6540. return rc;
  6541. }
  6542. /*
  6543. * softsetup card: init IPA stuff
  6544. */
  6545. static int
  6546. qeth_softsetup_card(struct qeth_card *card)
  6547. {
  6548. int rc;
  6549. QETH_DBF_TEXT(setup, 2, "softsetp");
  6550. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6551. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6552. if (rc == 0xe080){
  6553. PRINT_WARN("LAN on card %s if offline! "
  6554. "Continuing softsetup.\n",
  6555. CARD_BUS_ID(card));
  6556. card->lan_online = 0;
  6557. } else
  6558. return rc;
  6559. } else
  6560. card->lan_online = 1;
  6561. if (card->info.type==QETH_CARD_TYPE_OSN)
  6562. goto out;
  6563. if (card->options.layer2) {
  6564. card->dev->features |=
  6565. NETIF_F_HW_VLAN_FILTER |
  6566. NETIF_F_HW_VLAN_TX |
  6567. NETIF_F_HW_VLAN_RX;
  6568. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6569. card->info.broadcast_capable=1;
  6570. if ((rc = qeth_layer2_initialize(card))) {
  6571. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6572. return rc;
  6573. }
  6574. #ifdef CONFIG_QETH_VLAN
  6575. qeth_layer2_process_vlans(card, 0);
  6576. #endif
  6577. goto out;
  6578. }
  6579. if ((card->options.large_send == QETH_LARGE_SEND_EDDP) ||
  6580. (card->options.large_send == QETH_LARGE_SEND_TSO))
  6581. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6582. else
  6583. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6584. if ((rc = qeth_setadapter_parms(card)))
  6585. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6586. if ((rc = qeth_start_ipassists(card)))
  6587. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6588. if ((rc = qeth_setrouting_v4(card)))
  6589. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6590. if ((rc = qeth_setrouting_v6(card)))
  6591. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6592. out:
  6593. netif_stop_queue(card->dev);
  6594. return 0;
  6595. }
  6596. #ifdef CONFIG_QETH_IPV6
  6597. static int
  6598. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6599. unsigned long data)
  6600. {
  6601. struct qeth_ipa_cmd *cmd;
  6602. cmd = (struct qeth_ipa_cmd *) data;
  6603. if (cmd->hdr.return_code == 0)
  6604. card->info.unique_id = *((__u16 *)
  6605. &cmd->data.create_destroy_addr.unique_id[6]);
  6606. else {
  6607. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6608. UNIQUE_ID_NOT_BY_CARD;
  6609. PRINT_WARN("couldn't get a unique id from the card on device "
  6610. "%s (result=x%x), using default id. ipv6 "
  6611. "autoconfig on other lpars may lead to duplicate "
  6612. "ip addresses. please use manually "
  6613. "configured ones.\n",
  6614. CARD_BUS_ID(card), cmd->hdr.return_code);
  6615. }
  6616. return 0;
  6617. }
  6618. #endif
  6619. static int
  6620. qeth_put_unique_id(struct qeth_card *card)
  6621. {
  6622. int rc = 0;
  6623. #ifdef CONFIG_QETH_IPV6
  6624. struct qeth_cmd_buffer *iob;
  6625. struct qeth_ipa_cmd *cmd;
  6626. QETH_DBF_TEXT(trace,2,"puniqeid");
  6627. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6628. UNIQUE_ID_NOT_BY_CARD)
  6629. return -1;
  6630. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6631. QETH_PROT_IPV6);
  6632. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6633. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6634. card->info.unique_id;
  6635. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6636. card->dev->dev_addr, OSA_ADDR_LEN);
  6637. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6638. #else
  6639. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6640. UNIQUE_ID_NOT_BY_CARD;
  6641. #endif
  6642. return rc;
  6643. }
  6644. /**
  6645. * Clear IP List
  6646. */
  6647. static void
  6648. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6649. {
  6650. struct qeth_ipaddr *addr, *tmp;
  6651. unsigned long flags;
  6652. QETH_DBF_TEXT(trace,4,"clearip");
  6653. spin_lock_irqsave(&card->ip_lock, flags);
  6654. /* clear todo list */
  6655. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6656. list_del(&addr->entry);
  6657. kfree(addr);
  6658. }
  6659. while (!list_empty(&card->ip_list)) {
  6660. addr = list_entry(card->ip_list.next,
  6661. struct qeth_ipaddr, entry);
  6662. list_del_init(&addr->entry);
  6663. if (clean) {
  6664. spin_unlock_irqrestore(&card->ip_lock, flags);
  6665. qeth_deregister_addr_entry(card, addr);
  6666. spin_lock_irqsave(&card->ip_lock, flags);
  6667. }
  6668. if (!recover || addr->is_multicast) {
  6669. kfree(addr);
  6670. continue;
  6671. }
  6672. list_add_tail(&addr->entry, card->ip_tbd_list);
  6673. }
  6674. spin_unlock_irqrestore(&card->ip_lock, flags);
  6675. }
  6676. static void
  6677. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  6678. int clear_start_mask)
  6679. {
  6680. unsigned long flags;
  6681. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6682. card->thread_allowed_mask = threads;
  6683. if (clear_start_mask)
  6684. card->thread_start_mask &= threads;
  6685. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6686. wake_up(&card->wait_q);
  6687. }
  6688. static inline int
  6689. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  6690. {
  6691. unsigned long flags;
  6692. int rc = 0;
  6693. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6694. rc = (card->thread_running_mask & threads);
  6695. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6696. return rc;
  6697. }
  6698. static int
  6699. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  6700. {
  6701. return wait_event_interruptible(card->wait_q,
  6702. qeth_threads_running(card, threads) == 0);
  6703. }
  6704. static int
  6705. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  6706. {
  6707. int rc = 0;
  6708. QETH_DBF_TEXT(setup ,2,"stopcard");
  6709. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6710. qeth_set_allowed_threads(card, 0, 1);
  6711. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  6712. return -ERESTARTSYS;
  6713. if (card->read.state == CH_STATE_UP &&
  6714. card->write.state == CH_STATE_UP &&
  6715. (card->state == CARD_STATE_UP)) {
  6716. if (recovery_mode &&
  6717. card->info.type != QETH_CARD_TYPE_OSN) {
  6718. qeth_stop(card->dev);
  6719. } else {
  6720. rtnl_lock();
  6721. dev_close(card->dev);
  6722. rtnl_unlock();
  6723. }
  6724. if (!card->use_hard_stop) {
  6725. __u8 *mac = &card->dev->dev_addr[0];
  6726. rc = qeth_layer2_send_delmac(card, mac);
  6727. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  6728. if ((rc = qeth_send_stoplan(card)))
  6729. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6730. }
  6731. card->state = CARD_STATE_SOFTSETUP;
  6732. }
  6733. if (card->state == CARD_STATE_SOFTSETUP) {
  6734. #ifdef CONFIG_QETH_VLAN
  6735. if (card->options.layer2)
  6736. qeth_layer2_process_vlans(card, 1);
  6737. #endif
  6738. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  6739. qeth_clear_ipacmd_list(card);
  6740. card->state = CARD_STATE_HARDSETUP;
  6741. }
  6742. if (card->state == CARD_STATE_HARDSETUP) {
  6743. if ((!card->use_hard_stop) &&
  6744. (!card->options.layer2))
  6745. if ((rc = qeth_put_unique_id(card)))
  6746. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6747. qeth_qdio_clear_card(card, 0);
  6748. qeth_clear_qdio_buffers(card);
  6749. qeth_clear_working_pool_list(card);
  6750. card->state = CARD_STATE_DOWN;
  6751. }
  6752. if (card->state == CARD_STATE_DOWN) {
  6753. qeth_clear_cmd_buffers(&card->read);
  6754. qeth_clear_cmd_buffers(&card->write);
  6755. }
  6756. card->use_hard_stop = 0;
  6757. return rc;
  6758. }
  6759. static int
  6760. qeth_get_unique_id(struct qeth_card *card)
  6761. {
  6762. int rc = 0;
  6763. #ifdef CONFIG_QETH_IPV6
  6764. struct qeth_cmd_buffer *iob;
  6765. struct qeth_ipa_cmd *cmd;
  6766. QETH_DBF_TEXT(setup, 2, "guniqeid");
  6767. if (!qeth_is_supported(card,IPA_IPV6)) {
  6768. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6769. UNIQUE_ID_NOT_BY_CARD;
  6770. return 0;
  6771. }
  6772. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  6773. QETH_PROT_IPV6);
  6774. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6775. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6776. card->info.unique_id;
  6777. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  6778. #else
  6779. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6780. UNIQUE_ID_NOT_BY_CARD;
  6781. #endif
  6782. return rc;
  6783. }
  6784. static void
  6785. qeth_print_status_with_portname(struct qeth_card *card)
  6786. {
  6787. char dbf_text[15];
  6788. int i;
  6789. sprintf(dbf_text, "%s", card->info.portname + 1);
  6790. for (i = 0; i < 8; i++)
  6791. dbf_text[i] =
  6792. (char) _ebcasc[(__u8) dbf_text[i]];
  6793. dbf_text[8] = 0;
  6794. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  6795. "with link type %s (portname: %s)\n",
  6796. CARD_RDEV_ID(card),
  6797. CARD_WDEV_ID(card),
  6798. CARD_DDEV_ID(card),
  6799. qeth_get_cardname(card),
  6800. (card->info.mcl_level[0]) ? " (level: " : "",
  6801. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6802. (card->info.mcl_level[0]) ? ")" : "",
  6803. qeth_get_cardname_short(card),
  6804. dbf_text);
  6805. }
  6806. static void
  6807. qeth_print_status_no_portname(struct qeth_card *card)
  6808. {
  6809. if (card->info.portname[0])
  6810. printk("qeth: Device %s/%s/%s is a%s "
  6811. "card%s%s%s\nwith link type %s "
  6812. "(no portname needed by interface).\n",
  6813. CARD_RDEV_ID(card),
  6814. CARD_WDEV_ID(card),
  6815. CARD_DDEV_ID(card),
  6816. qeth_get_cardname(card),
  6817. (card->info.mcl_level[0]) ? " (level: " : "",
  6818. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6819. (card->info.mcl_level[0]) ? ")" : "",
  6820. qeth_get_cardname_short(card));
  6821. else
  6822. printk("qeth: Device %s/%s/%s is a%s "
  6823. "card%s%s%s\nwith link type %s.\n",
  6824. CARD_RDEV_ID(card),
  6825. CARD_WDEV_ID(card),
  6826. CARD_DDEV_ID(card),
  6827. qeth_get_cardname(card),
  6828. (card->info.mcl_level[0]) ? " (level: " : "",
  6829. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6830. (card->info.mcl_level[0]) ? ")" : "",
  6831. qeth_get_cardname_short(card));
  6832. }
  6833. static void
  6834. qeth_print_status_message(struct qeth_card *card)
  6835. {
  6836. switch (card->info.type) {
  6837. case QETH_CARD_TYPE_OSAE:
  6838. /* VM will use a non-zero first character
  6839. * to indicate a HiperSockets like reporting
  6840. * of the level OSA sets the first character to zero
  6841. * */
  6842. if (!card->info.mcl_level[0]) {
  6843. sprintf(card->info.mcl_level,"%02x%02x",
  6844. card->info.mcl_level[2],
  6845. card->info.mcl_level[3]);
  6846. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6847. break;
  6848. }
  6849. /* fallthrough */
  6850. case QETH_CARD_TYPE_IQD:
  6851. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  6852. card->info.mcl_level[0]];
  6853. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  6854. card->info.mcl_level[1]];
  6855. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  6856. card->info.mcl_level[2]];
  6857. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  6858. card->info.mcl_level[3]];
  6859. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6860. break;
  6861. default:
  6862. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  6863. }
  6864. if (card->info.portname_required)
  6865. qeth_print_status_with_portname(card);
  6866. else
  6867. qeth_print_status_no_portname(card);
  6868. }
  6869. static int
  6870. qeth_register_netdev(struct qeth_card *card)
  6871. {
  6872. QETH_DBF_TEXT(setup, 3, "regnetd");
  6873. if (card->dev->reg_state != NETREG_UNINITIALIZED) {
  6874. qeth_netdev_init(card->dev);
  6875. return 0;
  6876. }
  6877. /* sysfs magic */
  6878. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  6879. return register_netdev(card->dev);
  6880. }
  6881. static void
  6882. qeth_start_again(struct qeth_card *card, int recovery_mode)
  6883. {
  6884. QETH_DBF_TEXT(setup ,2, "startag");
  6885. if (recovery_mode &&
  6886. card->info.type != QETH_CARD_TYPE_OSN) {
  6887. qeth_open(card->dev);
  6888. } else {
  6889. rtnl_lock();
  6890. dev_open(card->dev);
  6891. rtnl_unlock();
  6892. }
  6893. /* this also sets saved unicast addresses */
  6894. qeth_set_multicast_list(card->dev);
  6895. }
  6896. /* Layer 2 specific stuff */
  6897. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  6898. if (card->options.option == value) { \
  6899. PRINT_ERR("%s not supported with layer 2 " \
  6900. "functionality, ignoring option on read" \
  6901. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6902. card->options.option = reset_value; \
  6903. }
  6904. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  6905. if (card->options.option != value) { \
  6906. PRINT_ERR("%s not supported with layer 2 " \
  6907. "functionality, ignoring option on read" \
  6908. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6909. card->options.option = reset_value; \
  6910. }
  6911. static void qeth_make_parameters_consistent(struct qeth_card *card)
  6912. {
  6913. if (card->options.layer2 == 0)
  6914. return;
  6915. if (card->info.type == QETH_CARD_TYPE_OSN)
  6916. return;
  6917. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6918. PRINT_ERR("Device %s does not support layer 2 functionality." \
  6919. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  6920. card->options.layer2 = 0;
  6921. return;
  6922. }
  6923. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  6924. "Routing options are");
  6925. #ifdef CONFIG_QETH_IPV6
  6926. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  6927. "Routing options are");
  6928. #endif
  6929. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  6930. QETH_CHECKSUM_DEFAULT,
  6931. "Checksumming options are");
  6932. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  6933. QETH_TR_BROADCAST_ALLRINGS,
  6934. "Broadcast mode options are");
  6935. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  6936. QETH_TR_MACADDR_NONCANONICAL,
  6937. "Canonical MAC addr options are");
  6938. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  6939. "Broadcast faking options are");
  6940. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  6941. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  6942. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  6943. }
  6944. static int
  6945. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  6946. {
  6947. struct qeth_card *card = gdev->dev.driver_data;
  6948. int rc = 0;
  6949. enum qeth_card_states recover_flag;
  6950. BUG_ON(!card);
  6951. QETH_DBF_TEXT(setup ,2, "setonlin");
  6952. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6953. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  6954. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  6955. PRINT_WARN("set_online of card %s interrupted by user!\n",
  6956. CARD_BUS_ID(card));
  6957. return -ERESTARTSYS;
  6958. }
  6959. recover_flag = card->state;
  6960. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  6961. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  6962. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  6963. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6964. return -EIO;
  6965. }
  6966. qeth_make_parameters_consistent(card);
  6967. if ((rc = qeth_hardsetup_card(card))){
  6968. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6969. goto out_remove;
  6970. }
  6971. card->state = CARD_STATE_HARDSETUP;
  6972. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  6973. rc = qeth_get_unique_id(card);
  6974. if (rc && card->options.layer2 == 0) {
  6975. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6976. goto out_remove;
  6977. }
  6978. qeth_print_status_message(card);
  6979. if ((rc = qeth_register_netdev(card))){
  6980. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6981. goto out_remove;
  6982. }
  6983. if ((rc = qeth_softsetup_card(card))){
  6984. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6985. goto out_remove;
  6986. }
  6987. card->state = CARD_STATE_SOFTSETUP;
  6988. if ((rc = qeth_init_qdio_queues(card))){
  6989. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  6990. goto out_remove;
  6991. }
  6992. /*maybe it was set offline without ifconfig down
  6993. * we can also use this state for recovery purposes*/
  6994. qeth_set_allowed_threads(card, 0xffffffff, 0);
  6995. if (recover_flag == CARD_STATE_RECOVER)
  6996. qeth_start_again(card, recovery_mode);
  6997. qeth_notify_processes();
  6998. return 0;
  6999. out_remove:
  7000. card->use_hard_stop = 1;
  7001. qeth_stop_card(card, 0);
  7002. ccw_device_set_offline(CARD_DDEV(card));
  7003. ccw_device_set_offline(CARD_WDEV(card));
  7004. ccw_device_set_offline(CARD_RDEV(card));
  7005. if (recover_flag == CARD_STATE_RECOVER)
  7006. card->state = CARD_STATE_RECOVER;
  7007. else
  7008. card->state = CARD_STATE_DOWN;
  7009. return -ENODEV;
  7010. }
  7011. static int
  7012. qeth_set_online(struct ccwgroup_device *gdev)
  7013. {
  7014. return __qeth_set_online(gdev, 0);
  7015. }
  7016. static struct ccw_device_id qeth_ids[] = {
  7017. {CCW_DEVICE(0x1731, 0x01), driver_info:QETH_CARD_TYPE_OSAE},
  7018. {CCW_DEVICE(0x1731, 0x05), driver_info:QETH_CARD_TYPE_IQD},
  7019. {CCW_DEVICE(0x1731, 0x06), driver_info:QETH_CARD_TYPE_OSN},
  7020. {},
  7021. };
  7022. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7023. struct device *qeth_root_dev = NULL;
  7024. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7025. .owner = THIS_MODULE,
  7026. .name = "qeth",
  7027. .driver_id = 0xD8C5E3C8,
  7028. .probe = qeth_probe_device,
  7029. .remove = qeth_remove_device,
  7030. .set_online = qeth_set_online,
  7031. .set_offline = qeth_set_offline,
  7032. };
  7033. struct ccw_driver qeth_ccw_driver = {
  7034. .name = "qeth",
  7035. .ids = qeth_ids,
  7036. .probe = ccwgroup_probe_ccwdev,
  7037. .remove = ccwgroup_remove_ccwdev,
  7038. };
  7039. static void
  7040. qeth_unregister_dbf_views(void)
  7041. {
  7042. if (qeth_dbf_setup)
  7043. debug_unregister(qeth_dbf_setup);
  7044. if (qeth_dbf_qerr)
  7045. debug_unregister(qeth_dbf_qerr);
  7046. if (qeth_dbf_sense)
  7047. debug_unregister(qeth_dbf_sense);
  7048. if (qeth_dbf_misc)
  7049. debug_unregister(qeth_dbf_misc);
  7050. if (qeth_dbf_data)
  7051. debug_unregister(qeth_dbf_data);
  7052. if (qeth_dbf_control)
  7053. debug_unregister(qeth_dbf_control);
  7054. if (qeth_dbf_trace)
  7055. debug_unregister(qeth_dbf_trace);
  7056. }
  7057. static int
  7058. qeth_register_dbf_views(void)
  7059. {
  7060. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7061. QETH_DBF_SETUP_PAGES,
  7062. QETH_DBF_SETUP_NR_AREAS,
  7063. QETH_DBF_SETUP_LEN);
  7064. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7065. QETH_DBF_MISC_PAGES,
  7066. QETH_DBF_MISC_NR_AREAS,
  7067. QETH_DBF_MISC_LEN);
  7068. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7069. QETH_DBF_DATA_PAGES,
  7070. QETH_DBF_DATA_NR_AREAS,
  7071. QETH_DBF_DATA_LEN);
  7072. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7073. QETH_DBF_CONTROL_PAGES,
  7074. QETH_DBF_CONTROL_NR_AREAS,
  7075. QETH_DBF_CONTROL_LEN);
  7076. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7077. QETH_DBF_SENSE_PAGES,
  7078. QETH_DBF_SENSE_NR_AREAS,
  7079. QETH_DBF_SENSE_LEN);
  7080. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7081. QETH_DBF_QERR_PAGES,
  7082. QETH_DBF_QERR_NR_AREAS,
  7083. QETH_DBF_QERR_LEN);
  7084. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7085. QETH_DBF_TRACE_PAGES,
  7086. QETH_DBF_TRACE_NR_AREAS,
  7087. QETH_DBF_TRACE_LEN);
  7088. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7089. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7090. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7091. (qeth_dbf_trace == NULL)) {
  7092. qeth_unregister_dbf_views();
  7093. return -ENOMEM;
  7094. }
  7095. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7096. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7097. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7098. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7099. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7100. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7101. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7102. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7103. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7104. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7105. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7106. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7107. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7108. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7109. return 0;
  7110. }
  7111. #ifdef CONFIG_QETH_IPV6
  7112. extern struct neigh_table arp_tbl;
  7113. static struct neigh_ops *arp_direct_ops;
  7114. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7115. static struct neigh_ops arp_direct_ops_template = {
  7116. .family = AF_INET,
  7117. .destructor = NULL,
  7118. .solicit = NULL,
  7119. .error_report = NULL,
  7120. .output = dev_queue_xmit,
  7121. .connected_output = dev_queue_xmit,
  7122. .hh_output = dev_queue_xmit,
  7123. .queue_xmit = dev_queue_xmit
  7124. };
  7125. static int
  7126. qeth_arp_constructor(struct neighbour *neigh)
  7127. {
  7128. struct net_device *dev = neigh->dev;
  7129. struct in_device *in_dev;
  7130. struct neigh_parms *parms;
  7131. struct qeth_card *card;
  7132. card = qeth_get_card_from_dev(dev);
  7133. if (card == NULL)
  7134. goto out;
  7135. if((card->options.layer2) ||
  7136. (card->dev->hard_header == qeth_fake_header))
  7137. goto out;
  7138. rcu_read_lock();
  7139. in_dev = __in_dev_get_rcu(dev);
  7140. if (in_dev == NULL) {
  7141. rcu_read_unlock();
  7142. return -EINVAL;
  7143. }
  7144. parms = in_dev->arp_parms;
  7145. __neigh_parms_put(neigh->parms);
  7146. neigh->parms = neigh_parms_clone(parms);
  7147. rcu_read_unlock();
  7148. neigh->type = inet_addr_type(*(u32 *) neigh->primary_key);
  7149. neigh->nud_state = NUD_NOARP;
  7150. neigh->ops = arp_direct_ops;
  7151. neigh->output = neigh->ops->queue_xmit;
  7152. return 0;
  7153. out:
  7154. return qeth_old_arp_constructor(neigh);
  7155. }
  7156. #endif /*CONFIG_QETH_IPV6*/
  7157. /*
  7158. * IP address takeover related functions
  7159. */
  7160. static void
  7161. qeth_clear_ipato_list(struct qeth_card *card)
  7162. {
  7163. struct qeth_ipato_entry *ipatoe, *tmp;
  7164. unsigned long flags;
  7165. spin_lock_irqsave(&card->ip_lock, flags);
  7166. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7167. list_del(&ipatoe->entry);
  7168. kfree(ipatoe);
  7169. }
  7170. spin_unlock_irqrestore(&card->ip_lock, flags);
  7171. }
  7172. int
  7173. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7174. {
  7175. struct qeth_ipato_entry *ipatoe;
  7176. unsigned long flags;
  7177. int rc = 0;
  7178. QETH_DBF_TEXT(trace, 2, "addipato");
  7179. spin_lock_irqsave(&card->ip_lock, flags);
  7180. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7181. if (ipatoe->proto != new->proto)
  7182. continue;
  7183. if (!memcmp(ipatoe->addr, new->addr,
  7184. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7185. (ipatoe->mask_bits == new->mask_bits)){
  7186. PRINT_WARN("ipato entry already exists!\n");
  7187. rc = -EEXIST;
  7188. break;
  7189. }
  7190. }
  7191. if (!rc) {
  7192. list_add_tail(&new->entry, &card->ipato.entries);
  7193. }
  7194. spin_unlock_irqrestore(&card->ip_lock, flags);
  7195. return rc;
  7196. }
  7197. void
  7198. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7199. u8 *addr, int mask_bits)
  7200. {
  7201. struct qeth_ipato_entry *ipatoe, *tmp;
  7202. unsigned long flags;
  7203. QETH_DBF_TEXT(trace, 2, "delipato");
  7204. spin_lock_irqsave(&card->ip_lock, flags);
  7205. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7206. if (ipatoe->proto != proto)
  7207. continue;
  7208. if (!memcmp(ipatoe->addr, addr,
  7209. (proto == QETH_PROT_IPV4)? 4:16) &&
  7210. (ipatoe->mask_bits == mask_bits)){
  7211. list_del(&ipatoe->entry);
  7212. kfree(ipatoe);
  7213. }
  7214. }
  7215. spin_unlock_irqrestore(&card->ip_lock, flags);
  7216. }
  7217. static inline void
  7218. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7219. {
  7220. int i, j;
  7221. u8 octet;
  7222. for (i = 0; i < len; ++i){
  7223. octet = addr[i];
  7224. for (j = 7; j >= 0; --j){
  7225. bits[i*8 + j] = octet & 1;
  7226. octet >>= 1;
  7227. }
  7228. }
  7229. }
  7230. static int
  7231. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7232. {
  7233. struct qeth_ipato_entry *ipatoe;
  7234. u8 addr_bits[128] = {0, };
  7235. u8 ipatoe_bits[128] = {0, };
  7236. int rc = 0;
  7237. if (!card->ipato.enabled)
  7238. return 0;
  7239. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7240. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7241. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7242. if (addr->proto != ipatoe->proto)
  7243. continue;
  7244. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7245. (ipatoe->proto==QETH_PROT_IPV4) ?
  7246. 4:16);
  7247. if (addr->proto == QETH_PROT_IPV4)
  7248. rc = !memcmp(addr_bits, ipatoe_bits,
  7249. min(32, ipatoe->mask_bits));
  7250. else
  7251. rc = !memcmp(addr_bits, ipatoe_bits,
  7252. min(128, ipatoe->mask_bits));
  7253. if (rc)
  7254. break;
  7255. }
  7256. /* invert? */
  7257. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7258. rc = !rc;
  7259. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7260. rc = !rc;
  7261. return rc;
  7262. }
  7263. /*
  7264. * VIPA related functions
  7265. */
  7266. int
  7267. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7268. const u8 *addr)
  7269. {
  7270. struct qeth_ipaddr *ipaddr;
  7271. unsigned long flags;
  7272. int rc = 0;
  7273. ipaddr = qeth_get_addr_buffer(proto);
  7274. if (ipaddr){
  7275. if (proto == QETH_PROT_IPV4){
  7276. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7277. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7278. ipaddr->u.a4.mask = 0;
  7279. #ifdef CONFIG_QETH_IPV6
  7280. } else if (proto == QETH_PROT_IPV6){
  7281. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7282. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7283. ipaddr->u.a6.pfxlen = 0;
  7284. #endif
  7285. }
  7286. ipaddr->type = QETH_IP_TYPE_VIPA;
  7287. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7288. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7289. } else
  7290. return -ENOMEM;
  7291. spin_lock_irqsave(&card->ip_lock, flags);
  7292. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7293. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7294. rc = -EEXIST;
  7295. spin_unlock_irqrestore(&card->ip_lock, flags);
  7296. if (rc){
  7297. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7298. return rc;
  7299. }
  7300. if (!qeth_add_ip(card, ipaddr))
  7301. kfree(ipaddr);
  7302. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7303. schedule_work(&card->kernel_thread_starter);
  7304. return rc;
  7305. }
  7306. void
  7307. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7308. const u8 *addr)
  7309. {
  7310. struct qeth_ipaddr *ipaddr;
  7311. ipaddr = qeth_get_addr_buffer(proto);
  7312. if (ipaddr){
  7313. if (proto == QETH_PROT_IPV4){
  7314. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7315. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7316. ipaddr->u.a4.mask = 0;
  7317. #ifdef CONFIG_QETH_IPV6
  7318. } else if (proto == QETH_PROT_IPV6){
  7319. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7320. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7321. ipaddr->u.a6.pfxlen = 0;
  7322. #endif
  7323. }
  7324. ipaddr->type = QETH_IP_TYPE_VIPA;
  7325. } else
  7326. return;
  7327. if (!qeth_delete_ip(card, ipaddr))
  7328. kfree(ipaddr);
  7329. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7330. schedule_work(&card->kernel_thread_starter);
  7331. }
  7332. /*
  7333. * proxy ARP related functions
  7334. */
  7335. int
  7336. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7337. const u8 *addr)
  7338. {
  7339. struct qeth_ipaddr *ipaddr;
  7340. unsigned long flags;
  7341. int rc = 0;
  7342. ipaddr = qeth_get_addr_buffer(proto);
  7343. if (ipaddr){
  7344. if (proto == QETH_PROT_IPV4){
  7345. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7346. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7347. ipaddr->u.a4.mask = 0;
  7348. #ifdef CONFIG_QETH_IPV6
  7349. } else if (proto == QETH_PROT_IPV6){
  7350. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7351. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7352. ipaddr->u.a6.pfxlen = 0;
  7353. #endif
  7354. }
  7355. ipaddr->type = QETH_IP_TYPE_RXIP;
  7356. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7357. ipaddr->del_flags = 0;
  7358. } else
  7359. return -ENOMEM;
  7360. spin_lock_irqsave(&card->ip_lock, flags);
  7361. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7362. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7363. rc = -EEXIST;
  7364. spin_unlock_irqrestore(&card->ip_lock, flags);
  7365. if (rc){
  7366. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7367. return rc;
  7368. }
  7369. if (!qeth_add_ip(card, ipaddr))
  7370. kfree(ipaddr);
  7371. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7372. schedule_work(&card->kernel_thread_starter);
  7373. return 0;
  7374. }
  7375. void
  7376. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7377. const u8 *addr)
  7378. {
  7379. struct qeth_ipaddr *ipaddr;
  7380. ipaddr = qeth_get_addr_buffer(proto);
  7381. if (ipaddr){
  7382. if (proto == QETH_PROT_IPV4){
  7383. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7384. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7385. ipaddr->u.a4.mask = 0;
  7386. #ifdef CONFIG_QETH_IPV6
  7387. } else if (proto == QETH_PROT_IPV6){
  7388. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7389. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7390. ipaddr->u.a6.pfxlen = 0;
  7391. #endif
  7392. }
  7393. ipaddr->type = QETH_IP_TYPE_RXIP;
  7394. } else
  7395. return;
  7396. if (!qeth_delete_ip(card, ipaddr))
  7397. kfree(ipaddr);
  7398. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7399. schedule_work(&card->kernel_thread_starter);
  7400. }
  7401. /**
  7402. * IP event handler
  7403. */
  7404. static int
  7405. qeth_ip_event(struct notifier_block *this,
  7406. unsigned long event,void *ptr)
  7407. {
  7408. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7409. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7410. struct qeth_ipaddr *addr;
  7411. struct qeth_card *card;
  7412. QETH_DBF_TEXT(trace,3,"ipevent");
  7413. card = qeth_get_card_from_dev(dev);
  7414. if (!card)
  7415. return NOTIFY_DONE;
  7416. if (card->options.layer2)
  7417. return NOTIFY_DONE;
  7418. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7419. if (addr != NULL) {
  7420. addr->u.a4.addr = ifa->ifa_address;
  7421. addr->u.a4.mask = ifa->ifa_mask;
  7422. addr->type = QETH_IP_TYPE_NORMAL;
  7423. } else
  7424. goto out;
  7425. switch(event) {
  7426. case NETDEV_UP:
  7427. if (!qeth_add_ip(card, addr))
  7428. kfree(addr);
  7429. break;
  7430. case NETDEV_DOWN:
  7431. if (!qeth_delete_ip(card, addr))
  7432. kfree(addr);
  7433. break;
  7434. default:
  7435. break;
  7436. }
  7437. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7438. schedule_work(&card->kernel_thread_starter);
  7439. out:
  7440. return NOTIFY_DONE;
  7441. }
  7442. static struct notifier_block qeth_ip_notifier = {
  7443. qeth_ip_event,
  7444. 0
  7445. };
  7446. #ifdef CONFIG_QETH_IPV6
  7447. /**
  7448. * IPv6 event handler
  7449. */
  7450. static int
  7451. qeth_ip6_event(struct notifier_block *this,
  7452. unsigned long event,void *ptr)
  7453. {
  7454. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7455. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7456. struct qeth_ipaddr *addr;
  7457. struct qeth_card *card;
  7458. QETH_DBF_TEXT(trace,3,"ip6event");
  7459. card = qeth_get_card_from_dev(dev);
  7460. if (!card)
  7461. return NOTIFY_DONE;
  7462. if (!qeth_is_supported(card, IPA_IPV6))
  7463. return NOTIFY_DONE;
  7464. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7465. if (addr != NULL) {
  7466. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7467. addr->u.a6.pfxlen = ifa->prefix_len;
  7468. addr->type = QETH_IP_TYPE_NORMAL;
  7469. } else
  7470. goto out;
  7471. switch(event) {
  7472. case NETDEV_UP:
  7473. if (!qeth_add_ip(card, addr))
  7474. kfree(addr);
  7475. break;
  7476. case NETDEV_DOWN:
  7477. if (!qeth_delete_ip(card, addr))
  7478. kfree(addr);
  7479. break;
  7480. default:
  7481. break;
  7482. }
  7483. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7484. schedule_work(&card->kernel_thread_starter);
  7485. out:
  7486. return NOTIFY_DONE;
  7487. }
  7488. static struct notifier_block qeth_ip6_notifier = {
  7489. qeth_ip6_event,
  7490. 0
  7491. };
  7492. #endif
  7493. static int
  7494. __qeth_reboot_event_card(struct device *dev, void *data)
  7495. {
  7496. struct qeth_card *card;
  7497. card = (struct qeth_card *) dev->driver_data;
  7498. qeth_clear_ip_list(card, 0, 0);
  7499. qeth_qdio_clear_card(card, 0);
  7500. return 0;
  7501. }
  7502. static int
  7503. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7504. {
  7505. driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7506. __qeth_reboot_event_card);
  7507. return NOTIFY_DONE;
  7508. }
  7509. static struct notifier_block qeth_reboot_notifier = {
  7510. qeth_reboot_event,
  7511. 0
  7512. };
  7513. static int
  7514. qeth_register_notifiers(void)
  7515. {
  7516. int r;
  7517. QETH_DBF_TEXT(trace,5,"regnotif");
  7518. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7519. return r;
  7520. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7521. goto out_reboot;
  7522. #ifdef CONFIG_QETH_IPV6
  7523. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7524. goto out_ipv4;
  7525. #endif
  7526. return 0;
  7527. #ifdef CONFIG_QETH_IPV6
  7528. out_ipv4:
  7529. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7530. #endif
  7531. out_reboot:
  7532. unregister_reboot_notifier(&qeth_reboot_notifier);
  7533. return r;
  7534. }
  7535. /**
  7536. * unregister all event notifiers
  7537. */
  7538. static void
  7539. qeth_unregister_notifiers(void)
  7540. {
  7541. QETH_DBF_TEXT(trace,5,"unregnot");
  7542. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7543. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7544. #ifdef CONFIG_QETH_IPV6
  7545. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7546. #endif /* QETH_IPV6 */
  7547. }
  7548. #ifdef CONFIG_QETH_IPV6
  7549. static int
  7550. qeth_ipv6_init(void)
  7551. {
  7552. qeth_old_arp_constructor = arp_tbl.constructor;
  7553. write_lock(&arp_tbl.lock);
  7554. arp_tbl.constructor = qeth_arp_constructor;
  7555. write_unlock(&arp_tbl.lock);
  7556. arp_direct_ops = (struct neigh_ops*)
  7557. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7558. if (!arp_direct_ops)
  7559. return -ENOMEM;
  7560. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7561. sizeof(struct neigh_ops));
  7562. return 0;
  7563. }
  7564. static void
  7565. qeth_ipv6_uninit(void)
  7566. {
  7567. write_lock(&arp_tbl.lock);
  7568. arp_tbl.constructor = qeth_old_arp_constructor;
  7569. write_unlock(&arp_tbl.lock);
  7570. kfree(arp_direct_ops);
  7571. }
  7572. #endif /* CONFIG_QETH_IPV6 */
  7573. static void
  7574. qeth_sysfs_unregister(void)
  7575. {
  7576. qeth_remove_driver_attributes();
  7577. ccw_driver_unregister(&qeth_ccw_driver);
  7578. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7579. s390_root_dev_unregister(qeth_root_dev);
  7580. }
  7581. /**
  7582. * register qeth at sysfs
  7583. */
  7584. static int
  7585. qeth_sysfs_register(void)
  7586. {
  7587. int rc=0;
  7588. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7589. if (rc)
  7590. return rc;
  7591. rc = ccw_driver_register(&qeth_ccw_driver);
  7592. if (rc)
  7593. return rc;
  7594. rc = qeth_create_driver_attributes();
  7595. if (rc)
  7596. return rc;
  7597. qeth_root_dev = s390_root_dev_register("qeth");
  7598. if (IS_ERR(qeth_root_dev)) {
  7599. rc = PTR_ERR(qeth_root_dev);
  7600. return rc;
  7601. }
  7602. return 0;
  7603. }
  7604. /***
  7605. * init function
  7606. */
  7607. static int __init
  7608. qeth_init(void)
  7609. {
  7610. int rc=0;
  7611. PRINT_INFO("loading %s (%s/%s/%s/%s/%s/%s/%s %s %s)\n",
  7612. version, VERSION_QETH_C, VERSION_QETH_H,
  7613. VERSION_QETH_MPC_H, VERSION_QETH_MPC_C,
  7614. VERSION_QETH_FS_H, VERSION_QETH_PROC_C,
  7615. VERSION_QETH_SYS_C, QETH_VERSION_IPV6,
  7616. QETH_VERSION_VLAN);
  7617. INIT_LIST_HEAD(&qeth_card_list.list);
  7618. INIT_LIST_HEAD(&qeth_notify_list);
  7619. spin_lock_init(&qeth_notify_lock);
  7620. rwlock_init(&qeth_card_list.rwlock);
  7621. if (qeth_register_dbf_views())
  7622. goto out_err;
  7623. if (qeth_sysfs_register())
  7624. goto out_sysfs;
  7625. #ifdef CONFIG_QETH_IPV6
  7626. if (qeth_ipv6_init()) {
  7627. PRINT_ERR("Out of memory during ipv6 init.\n");
  7628. goto out_sysfs;
  7629. }
  7630. #endif /* QETH_IPV6 */
  7631. if (qeth_register_notifiers())
  7632. goto out_ipv6;
  7633. if (qeth_create_procfs_entries())
  7634. goto out_notifiers;
  7635. return rc;
  7636. out_notifiers:
  7637. qeth_unregister_notifiers();
  7638. out_ipv6:
  7639. #ifdef CONFIG_QETH_IPV6
  7640. qeth_ipv6_uninit();
  7641. #endif /* QETH_IPV6 */
  7642. out_sysfs:
  7643. qeth_sysfs_unregister();
  7644. qeth_unregister_dbf_views();
  7645. out_err:
  7646. PRINT_ERR("Initialization failed");
  7647. return rc;
  7648. }
  7649. static void
  7650. __exit qeth_exit(void)
  7651. {
  7652. struct qeth_card *card, *tmp;
  7653. unsigned long flags;
  7654. QETH_DBF_TEXT(trace,1, "cleanup.");
  7655. /*
  7656. * Weed would not need to clean up our devices here, because the
  7657. * common device layer calls qeth_remove_device for each device
  7658. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7659. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7660. * qeth_remove_device called by the common device layer would otherwise
  7661. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7662. * qeth_remove_device).
  7663. */
  7664. again:
  7665. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  7666. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  7667. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7668. qeth_set_offline(card->gdev);
  7669. qeth_remove_device(card->gdev);
  7670. goto again;
  7671. }
  7672. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7673. #ifdef CONFIG_QETH_IPV6
  7674. qeth_ipv6_uninit();
  7675. #endif
  7676. qeth_unregister_notifiers();
  7677. qeth_remove_procfs_entries();
  7678. qeth_sysfs_unregister();
  7679. qeth_unregister_dbf_views();
  7680. printk("qeth: removed\n");
  7681. }
  7682. EXPORT_SYMBOL(qeth_osn_register);
  7683. EXPORT_SYMBOL(qeth_osn_deregister);
  7684. EXPORT_SYMBOL(qeth_osn_assist);
  7685. module_init(qeth_init);
  7686. module_exit(qeth_exit);
  7687. MODULE_AUTHOR("Frank Pavlic <pavlic@de.ibm.com>");
  7688. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  7689. "Copyright 2000,2003 IBM Corporation\n");
  7690. MODULE_LICENSE("GPL");