wm831x-dcdc.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074
  1. /*
  2. * wm831x-dcdc.c -- DC-DC buck convertor driver for the WM831x series
  3. *
  4. * Copyright 2009 Wolfson Microelectronics PLC.
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/moduleparam.h>
  15. #include <linux/init.h>
  16. #include <linux/bitops.h>
  17. #include <linux/err.h>
  18. #include <linux/i2c.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/regulator/driver.h>
  21. #include <linux/regulator/machine.h>
  22. #include <linux/gpio.h>
  23. #include <linux/slab.h>
  24. #include <linux/mfd/wm831x/core.h>
  25. #include <linux/mfd/wm831x/regulator.h>
  26. #include <linux/mfd/wm831x/pdata.h>
  27. #define WM831X_BUCKV_MAX_SELECTOR 0x68
  28. #define WM831X_BUCKP_MAX_SELECTOR 0x66
  29. #define WM831X_DCDC_MODE_FAST 0
  30. #define WM831X_DCDC_MODE_NORMAL 1
  31. #define WM831X_DCDC_MODE_IDLE 2
  32. #define WM831X_DCDC_MODE_STANDBY 3
  33. #define WM831X_DCDC_MAX_NAME 6
  34. /* Register offsets in control block */
  35. #define WM831X_DCDC_CONTROL_1 0
  36. #define WM831X_DCDC_CONTROL_2 1
  37. #define WM831X_DCDC_ON_CONFIG 2
  38. #define WM831X_DCDC_SLEEP_CONTROL 3
  39. #define WM831X_DCDC_DVS_CONTROL 4
  40. /*
  41. * Shared
  42. */
  43. struct wm831x_dcdc {
  44. char name[WM831X_DCDC_MAX_NAME];
  45. struct regulator_desc desc;
  46. int base;
  47. struct wm831x *wm831x;
  48. struct regulator_dev *regulator;
  49. int dvs_gpio;
  50. int dvs_gpio_state;
  51. int on_vsel;
  52. int dvs_vsel;
  53. };
  54. static int wm831x_dcdc_is_enabled(struct regulator_dev *rdev)
  55. {
  56. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  57. struct wm831x *wm831x = dcdc->wm831x;
  58. int mask = 1 << rdev_get_id(rdev);
  59. int reg;
  60. reg = wm831x_reg_read(wm831x, WM831X_DCDC_ENABLE);
  61. if (reg < 0)
  62. return reg;
  63. if (reg & mask)
  64. return 1;
  65. else
  66. return 0;
  67. }
  68. static int wm831x_dcdc_enable(struct regulator_dev *rdev)
  69. {
  70. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  71. struct wm831x *wm831x = dcdc->wm831x;
  72. int mask = 1 << rdev_get_id(rdev);
  73. return wm831x_set_bits(wm831x, WM831X_DCDC_ENABLE, mask, mask);
  74. }
  75. static int wm831x_dcdc_disable(struct regulator_dev *rdev)
  76. {
  77. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  78. struct wm831x *wm831x = dcdc->wm831x;
  79. int mask = 1 << rdev_get_id(rdev);
  80. return wm831x_set_bits(wm831x, WM831X_DCDC_ENABLE, mask, 0);
  81. }
  82. static unsigned int wm831x_dcdc_get_mode(struct regulator_dev *rdev)
  83. {
  84. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  85. struct wm831x *wm831x = dcdc->wm831x;
  86. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  87. int val;
  88. val = wm831x_reg_read(wm831x, reg);
  89. if (val < 0)
  90. return val;
  91. val = (val & WM831X_DC1_ON_MODE_MASK) >> WM831X_DC1_ON_MODE_SHIFT;
  92. switch (val) {
  93. case WM831X_DCDC_MODE_FAST:
  94. return REGULATOR_MODE_FAST;
  95. case WM831X_DCDC_MODE_NORMAL:
  96. return REGULATOR_MODE_NORMAL;
  97. case WM831X_DCDC_MODE_STANDBY:
  98. return REGULATOR_MODE_STANDBY;
  99. case WM831X_DCDC_MODE_IDLE:
  100. return REGULATOR_MODE_IDLE;
  101. default:
  102. BUG();
  103. return -EINVAL;
  104. }
  105. }
  106. static int wm831x_dcdc_set_mode_int(struct wm831x *wm831x, int reg,
  107. unsigned int mode)
  108. {
  109. int val;
  110. switch (mode) {
  111. case REGULATOR_MODE_FAST:
  112. val = WM831X_DCDC_MODE_FAST;
  113. break;
  114. case REGULATOR_MODE_NORMAL:
  115. val = WM831X_DCDC_MODE_NORMAL;
  116. break;
  117. case REGULATOR_MODE_STANDBY:
  118. val = WM831X_DCDC_MODE_STANDBY;
  119. break;
  120. case REGULATOR_MODE_IDLE:
  121. val = WM831X_DCDC_MODE_IDLE;
  122. break;
  123. default:
  124. return -EINVAL;
  125. }
  126. return wm831x_set_bits(wm831x, reg, WM831X_DC1_ON_MODE_MASK,
  127. val << WM831X_DC1_ON_MODE_SHIFT);
  128. }
  129. static int wm831x_dcdc_set_mode(struct regulator_dev *rdev, unsigned int mode)
  130. {
  131. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  132. struct wm831x *wm831x = dcdc->wm831x;
  133. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  134. return wm831x_dcdc_set_mode_int(wm831x, reg, mode);
  135. }
  136. static int wm831x_dcdc_set_suspend_mode(struct regulator_dev *rdev,
  137. unsigned int mode)
  138. {
  139. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  140. struct wm831x *wm831x = dcdc->wm831x;
  141. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  142. return wm831x_dcdc_set_mode_int(wm831x, reg, mode);
  143. }
  144. static int wm831x_dcdc_get_status(struct regulator_dev *rdev)
  145. {
  146. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  147. struct wm831x *wm831x = dcdc->wm831x;
  148. int ret;
  149. /* First, check for errors */
  150. ret = wm831x_reg_read(wm831x, WM831X_DCDC_UV_STATUS);
  151. if (ret < 0)
  152. return ret;
  153. if (ret & (1 << rdev_get_id(rdev))) {
  154. dev_dbg(wm831x->dev, "DCDC%d under voltage\n",
  155. rdev_get_id(rdev) + 1);
  156. return REGULATOR_STATUS_ERROR;
  157. }
  158. /* DCDC1 and DCDC2 can additionally detect high voltage/current */
  159. if (rdev_get_id(rdev) < 2) {
  160. if (ret & (WM831X_DC1_OV_STS << rdev_get_id(rdev))) {
  161. dev_dbg(wm831x->dev, "DCDC%d over voltage\n",
  162. rdev_get_id(rdev) + 1);
  163. return REGULATOR_STATUS_ERROR;
  164. }
  165. if (ret & (WM831X_DC1_HC_STS << rdev_get_id(rdev))) {
  166. dev_dbg(wm831x->dev, "DCDC%d over current\n",
  167. rdev_get_id(rdev) + 1);
  168. return REGULATOR_STATUS_ERROR;
  169. }
  170. }
  171. /* Is the regulator on? */
  172. ret = wm831x_reg_read(wm831x, WM831X_DCDC_STATUS);
  173. if (ret < 0)
  174. return ret;
  175. if (!(ret & (1 << rdev_get_id(rdev))))
  176. return REGULATOR_STATUS_OFF;
  177. /* TODO: When we handle hardware control modes so we can report the
  178. * current mode. */
  179. return REGULATOR_STATUS_ON;
  180. }
  181. static irqreturn_t wm831x_dcdc_uv_irq(int irq, void *data)
  182. {
  183. struct wm831x_dcdc *dcdc = data;
  184. regulator_notifier_call_chain(dcdc->regulator,
  185. REGULATOR_EVENT_UNDER_VOLTAGE,
  186. NULL);
  187. return IRQ_HANDLED;
  188. }
  189. static irqreturn_t wm831x_dcdc_oc_irq(int irq, void *data)
  190. {
  191. struct wm831x_dcdc *dcdc = data;
  192. regulator_notifier_call_chain(dcdc->regulator,
  193. REGULATOR_EVENT_OVER_CURRENT,
  194. NULL);
  195. return IRQ_HANDLED;
  196. }
  197. /*
  198. * BUCKV specifics
  199. */
  200. static int wm831x_buckv_list_voltage(struct regulator_dev *rdev,
  201. unsigned selector)
  202. {
  203. if (selector <= 0x8)
  204. return 600000;
  205. if (selector <= WM831X_BUCKV_MAX_SELECTOR)
  206. return 600000 + ((selector - 0x8) * 12500);
  207. return -EINVAL;
  208. }
  209. static int wm831x_buckv_select_min_voltage(struct regulator_dev *rdev,
  210. int min_uV, int max_uV)
  211. {
  212. u16 vsel;
  213. if (min_uV < 600000)
  214. vsel = 0;
  215. else if (min_uV <= 1800000)
  216. vsel = ((min_uV - 600000) / 12500) + 8;
  217. else
  218. return -EINVAL;
  219. if (wm831x_buckv_list_voltage(rdev, vsel) > max_uV)
  220. return -EINVAL;
  221. return vsel;
  222. }
  223. static int wm831x_buckv_select_max_voltage(struct regulator_dev *rdev,
  224. int min_uV, int max_uV)
  225. {
  226. u16 vsel;
  227. if (max_uV < 600000 || max_uV > 1800000)
  228. return -EINVAL;
  229. vsel = ((max_uV - 600000) / 12500) + 8;
  230. if (wm831x_buckv_list_voltage(rdev, vsel) < min_uV ||
  231. wm831x_buckv_list_voltage(rdev, vsel) < max_uV)
  232. return -EINVAL;
  233. return vsel;
  234. }
  235. static int wm831x_buckv_set_dvs(struct regulator_dev *rdev, int state)
  236. {
  237. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  238. if (state == dcdc->dvs_gpio_state)
  239. return 0;
  240. dcdc->dvs_gpio_state = state;
  241. gpio_set_value(dcdc->dvs_gpio, state);
  242. /* Should wait for DVS state change to be asserted if we have
  243. * a GPIO for it, for now assume the device is configured
  244. * for the fastest possible transition.
  245. */
  246. return 0;
  247. }
  248. static int wm831x_buckv_set_voltage(struct regulator_dev *rdev,
  249. int min_uV, int max_uV, unsigned *selector)
  250. {
  251. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  252. struct wm831x *wm831x = dcdc->wm831x;
  253. int on_reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  254. int dvs_reg = dcdc->base + WM831X_DCDC_DVS_CONTROL;
  255. int vsel, ret;
  256. vsel = wm831x_buckv_select_min_voltage(rdev, min_uV, max_uV);
  257. if (vsel < 0)
  258. return vsel;
  259. *selector = vsel;
  260. /* If this value is already set then do a GPIO update if we can */
  261. if (dcdc->dvs_gpio && dcdc->on_vsel == vsel)
  262. return wm831x_buckv_set_dvs(rdev, 0);
  263. if (dcdc->dvs_gpio && dcdc->dvs_vsel == vsel)
  264. return wm831x_buckv_set_dvs(rdev, 1);
  265. /* Always set the ON status to the minimum voltage */
  266. ret = wm831x_set_bits(wm831x, on_reg, WM831X_DC1_ON_VSEL_MASK, vsel);
  267. if (ret < 0)
  268. return ret;
  269. dcdc->on_vsel = vsel;
  270. if (!dcdc->dvs_gpio)
  271. return ret;
  272. /* Kick the voltage transition now */
  273. ret = wm831x_buckv_set_dvs(rdev, 0);
  274. if (ret < 0)
  275. return ret;
  276. /* Set the high voltage as the DVS voltage. This is optimised
  277. * for CPUfreq usage, most processors will keep the maximum
  278. * voltage constant and lower the minimum with the frequency. */
  279. vsel = wm831x_buckv_select_max_voltage(rdev, min_uV, max_uV);
  280. if (vsel < 0) {
  281. /* This should never happen - at worst the same vsel
  282. * should be chosen */
  283. WARN_ON(vsel < 0);
  284. return 0;
  285. }
  286. /* Don't bother if it's the same VSEL we're already using */
  287. if (vsel == dcdc->on_vsel)
  288. return 0;
  289. ret = wm831x_set_bits(wm831x, dvs_reg, WM831X_DC1_DVS_VSEL_MASK, vsel);
  290. if (ret == 0)
  291. dcdc->dvs_vsel = vsel;
  292. else
  293. dev_warn(wm831x->dev, "Failed to set DCDC DVS VSEL: %d\n",
  294. ret);
  295. return 0;
  296. }
  297. static int wm831x_buckv_set_suspend_voltage(struct regulator_dev *rdev,
  298. int uV)
  299. {
  300. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  301. struct wm831x *wm831x = dcdc->wm831x;
  302. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  303. int vsel;
  304. vsel = wm831x_buckv_select_min_voltage(rdev, uV, uV);
  305. if (vsel < 0)
  306. return vsel;
  307. return wm831x_set_bits(wm831x, reg, WM831X_DC1_SLP_VSEL_MASK, vsel);
  308. }
  309. static int wm831x_buckv_get_voltage_sel(struct regulator_dev *rdev)
  310. {
  311. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  312. if (dcdc->dvs_gpio && dcdc->dvs_gpio_state)
  313. return dcdc->dvs_vsel;
  314. else
  315. return dcdc->on_vsel;
  316. }
  317. /* Current limit options */
  318. static u16 wm831x_dcdc_ilim[] = {
  319. 125, 250, 375, 500, 625, 750, 875, 1000
  320. };
  321. static int wm831x_buckv_set_current_limit(struct regulator_dev *rdev,
  322. int min_uA, int max_uA)
  323. {
  324. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  325. struct wm831x *wm831x = dcdc->wm831x;
  326. u16 reg = dcdc->base + WM831X_DCDC_CONTROL_2;
  327. int i;
  328. for (i = 0; i < ARRAY_SIZE(wm831x_dcdc_ilim); i++) {
  329. if (max_uA <= wm831x_dcdc_ilim[i])
  330. break;
  331. }
  332. if (i == ARRAY_SIZE(wm831x_dcdc_ilim))
  333. return -EINVAL;
  334. return wm831x_set_bits(wm831x, reg, WM831X_DC1_HC_THR_MASK, i);
  335. }
  336. static int wm831x_buckv_get_current_limit(struct regulator_dev *rdev)
  337. {
  338. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  339. struct wm831x *wm831x = dcdc->wm831x;
  340. u16 reg = dcdc->base + WM831X_DCDC_CONTROL_2;
  341. int val;
  342. val = wm831x_reg_read(wm831x, reg);
  343. if (val < 0)
  344. return val;
  345. return wm831x_dcdc_ilim[val & WM831X_DC1_HC_THR_MASK];
  346. }
  347. static struct regulator_ops wm831x_buckv_ops = {
  348. .set_voltage = wm831x_buckv_set_voltage,
  349. .get_voltage_sel = wm831x_buckv_get_voltage_sel,
  350. .list_voltage = wm831x_buckv_list_voltage,
  351. .set_suspend_voltage = wm831x_buckv_set_suspend_voltage,
  352. .set_current_limit = wm831x_buckv_set_current_limit,
  353. .get_current_limit = wm831x_buckv_get_current_limit,
  354. .is_enabled = wm831x_dcdc_is_enabled,
  355. .enable = wm831x_dcdc_enable,
  356. .disable = wm831x_dcdc_disable,
  357. .get_status = wm831x_dcdc_get_status,
  358. .get_mode = wm831x_dcdc_get_mode,
  359. .set_mode = wm831x_dcdc_set_mode,
  360. .set_suspend_mode = wm831x_dcdc_set_suspend_mode,
  361. };
  362. /*
  363. * Set up DVS control. We just log errors since we can still run
  364. * (with reduced performance) if we fail.
  365. */
  366. static __devinit void wm831x_buckv_dvs_init(struct wm831x_dcdc *dcdc,
  367. struct wm831x_buckv_pdata *pdata)
  368. {
  369. struct wm831x *wm831x = dcdc->wm831x;
  370. int ret;
  371. u16 ctrl;
  372. if (!pdata || !pdata->dvs_gpio)
  373. return;
  374. ret = gpio_request(pdata->dvs_gpio, "DCDC DVS");
  375. if (ret < 0) {
  376. dev_err(wm831x->dev, "Failed to get %s DVS GPIO: %d\n",
  377. dcdc->name, ret);
  378. return;
  379. }
  380. /* gpiolib won't let us read the GPIO status so pick the higher
  381. * of the two existing voltages so we take it as platform data.
  382. */
  383. dcdc->dvs_gpio_state = pdata->dvs_init_state;
  384. ret = gpio_direction_output(pdata->dvs_gpio, dcdc->dvs_gpio_state);
  385. if (ret < 0) {
  386. dev_err(wm831x->dev, "Failed to enable %s DVS GPIO: %d\n",
  387. dcdc->name, ret);
  388. gpio_free(pdata->dvs_gpio);
  389. return;
  390. }
  391. dcdc->dvs_gpio = pdata->dvs_gpio;
  392. switch (pdata->dvs_control_src) {
  393. case 1:
  394. ctrl = 2 << WM831X_DC1_DVS_SRC_SHIFT;
  395. break;
  396. case 2:
  397. ctrl = 3 << WM831X_DC1_DVS_SRC_SHIFT;
  398. break;
  399. default:
  400. dev_err(wm831x->dev, "Invalid DVS control source %d for %s\n",
  401. pdata->dvs_control_src, dcdc->name);
  402. return;
  403. }
  404. /* If DVS_VSEL is set to the minimum value then raise it to ON_VSEL
  405. * to make bootstrapping a bit smoother.
  406. */
  407. if (!dcdc->dvs_vsel) {
  408. ret = wm831x_set_bits(wm831x,
  409. dcdc->base + WM831X_DCDC_DVS_CONTROL,
  410. WM831X_DC1_DVS_VSEL_MASK, dcdc->on_vsel);
  411. if (ret == 0)
  412. dcdc->dvs_vsel = dcdc->on_vsel;
  413. else
  414. dev_warn(wm831x->dev, "Failed to set DVS_VSEL: %d\n",
  415. ret);
  416. }
  417. ret = wm831x_set_bits(wm831x, dcdc->base + WM831X_DCDC_DVS_CONTROL,
  418. WM831X_DC1_DVS_SRC_MASK, ctrl);
  419. if (ret < 0) {
  420. dev_err(wm831x->dev, "Failed to set %s DVS source: %d\n",
  421. dcdc->name, ret);
  422. }
  423. }
  424. static __devinit int wm831x_buckv_probe(struct platform_device *pdev)
  425. {
  426. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  427. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  428. int id;
  429. struct wm831x_dcdc *dcdc;
  430. struct resource *res;
  431. int ret, irq;
  432. if (pdata && pdata->wm831x_num)
  433. id = (pdata->wm831x_num * 10) + 1;
  434. else
  435. id = 0;
  436. id = pdev->id - id;
  437. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  438. if (pdata == NULL || pdata->dcdc[id] == NULL)
  439. return -ENODEV;
  440. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  441. if (dcdc == NULL) {
  442. dev_err(&pdev->dev, "Unable to allocate private data\n");
  443. return -ENOMEM;
  444. }
  445. dcdc->wm831x = wm831x;
  446. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  447. if (res == NULL) {
  448. dev_err(&pdev->dev, "No I/O resource\n");
  449. ret = -EINVAL;
  450. goto err;
  451. }
  452. dcdc->base = res->start;
  453. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  454. dcdc->desc.name = dcdc->name;
  455. dcdc->desc.id = id;
  456. dcdc->desc.type = REGULATOR_VOLTAGE;
  457. dcdc->desc.n_voltages = WM831X_BUCKV_MAX_SELECTOR + 1;
  458. dcdc->desc.ops = &wm831x_buckv_ops;
  459. dcdc->desc.owner = THIS_MODULE;
  460. ret = wm831x_reg_read(wm831x, dcdc->base + WM831X_DCDC_ON_CONFIG);
  461. if (ret < 0) {
  462. dev_err(wm831x->dev, "Failed to read ON VSEL: %d\n", ret);
  463. goto err;
  464. }
  465. dcdc->on_vsel = ret & WM831X_DC1_ON_VSEL_MASK;
  466. ret = wm831x_reg_read(wm831x, dcdc->base + WM831X_DCDC_DVS_CONTROL);
  467. if (ret < 0) {
  468. dev_err(wm831x->dev, "Failed to read DVS VSEL: %d\n", ret);
  469. goto err;
  470. }
  471. dcdc->dvs_vsel = ret & WM831X_DC1_DVS_VSEL_MASK;
  472. if (pdata->dcdc[id])
  473. wm831x_buckv_dvs_init(dcdc, pdata->dcdc[id]->driver_data);
  474. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  475. pdata->dcdc[id], dcdc);
  476. if (IS_ERR(dcdc->regulator)) {
  477. ret = PTR_ERR(dcdc->regulator);
  478. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  479. id + 1, ret);
  480. goto err;
  481. }
  482. irq = platform_get_irq_byname(pdev, "UV");
  483. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  484. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  485. if (ret != 0) {
  486. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  487. irq, ret);
  488. goto err_regulator;
  489. }
  490. irq = platform_get_irq_byname(pdev, "HC");
  491. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_oc_irq,
  492. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  493. if (ret != 0) {
  494. dev_err(&pdev->dev, "Failed to request HC IRQ %d: %d\n",
  495. irq, ret);
  496. goto err_uv;
  497. }
  498. platform_set_drvdata(pdev, dcdc);
  499. return 0;
  500. err_uv:
  501. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  502. err_regulator:
  503. regulator_unregister(dcdc->regulator);
  504. err:
  505. if (dcdc->dvs_gpio)
  506. gpio_free(dcdc->dvs_gpio);
  507. kfree(dcdc);
  508. return ret;
  509. }
  510. static __devexit int wm831x_buckv_remove(struct platform_device *pdev)
  511. {
  512. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  513. platform_set_drvdata(pdev, NULL);
  514. free_irq(platform_get_irq_byname(pdev, "HC"), dcdc);
  515. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  516. regulator_unregister(dcdc->regulator);
  517. if (dcdc->dvs_gpio)
  518. gpio_free(dcdc->dvs_gpio);
  519. kfree(dcdc);
  520. return 0;
  521. }
  522. static struct platform_driver wm831x_buckv_driver = {
  523. .probe = wm831x_buckv_probe,
  524. .remove = __devexit_p(wm831x_buckv_remove),
  525. .driver = {
  526. .name = "wm831x-buckv",
  527. .owner = THIS_MODULE,
  528. },
  529. };
  530. /*
  531. * BUCKP specifics
  532. */
  533. static int wm831x_buckp_list_voltage(struct regulator_dev *rdev,
  534. unsigned selector)
  535. {
  536. if (selector <= WM831X_BUCKP_MAX_SELECTOR)
  537. return 850000 + (selector * 25000);
  538. else
  539. return -EINVAL;
  540. }
  541. static int wm831x_buckp_set_voltage_int(struct regulator_dev *rdev, int reg,
  542. int min_uV, int max_uV, int *selector)
  543. {
  544. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  545. struct wm831x *wm831x = dcdc->wm831x;
  546. u16 vsel;
  547. if (min_uV <= 34000000)
  548. vsel = (min_uV - 850000) / 25000;
  549. else
  550. return -EINVAL;
  551. if (wm831x_buckp_list_voltage(rdev, vsel) > max_uV)
  552. return -EINVAL;
  553. *selector = vsel;
  554. return wm831x_set_bits(wm831x, reg, WM831X_DC3_ON_VSEL_MASK, vsel);
  555. }
  556. static int wm831x_buckp_set_voltage(struct regulator_dev *rdev,
  557. int min_uV, int max_uV,
  558. unsigned *selector)
  559. {
  560. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  561. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  562. return wm831x_buckp_set_voltage_int(rdev, reg, min_uV, max_uV,
  563. selector);
  564. }
  565. static int wm831x_buckp_set_suspend_voltage(struct regulator_dev *rdev,
  566. int uV)
  567. {
  568. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  569. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  570. unsigned selector;
  571. return wm831x_buckp_set_voltage_int(rdev, reg, uV, uV, &selector);
  572. }
  573. static int wm831x_buckp_get_voltage_sel(struct regulator_dev *rdev)
  574. {
  575. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  576. struct wm831x *wm831x = dcdc->wm831x;
  577. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  578. int val;
  579. val = wm831x_reg_read(wm831x, reg);
  580. if (val < 0)
  581. return val;
  582. return val & WM831X_DC3_ON_VSEL_MASK;
  583. }
  584. static struct regulator_ops wm831x_buckp_ops = {
  585. .set_voltage = wm831x_buckp_set_voltage,
  586. .get_voltage_sel = wm831x_buckp_get_voltage_sel,
  587. .list_voltage = wm831x_buckp_list_voltage,
  588. .set_suspend_voltage = wm831x_buckp_set_suspend_voltage,
  589. .is_enabled = wm831x_dcdc_is_enabled,
  590. .enable = wm831x_dcdc_enable,
  591. .disable = wm831x_dcdc_disable,
  592. .get_status = wm831x_dcdc_get_status,
  593. .get_mode = wm831x_dcdc_get_mode,
  594. .set_mode = wm831x_dcdc_set_mode,
  595. .set_suspend_mode = wm831x_dcdc_set_suspend_mode,
  596. };
  597. static __devinit int wm831x_buckp_probe(struct platform_device *pdev)
  598. {
  599. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  600. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  601. int id;
  602. struct wm831x_dcdc *dcdc;
  603. struct resource *res;
  604. int ret, irq;
  605. if (pdata && pdata->wm831x_num)
  606. id = (pdata->wm831x_num * 10) + 1;
  607. else
  608. id = 0;
  609. id = pdev->id - id;
  610. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  611. if (pdata == NULL || pdata->dcdc[id] == NULL)
  612. return -ENODEV;
  613. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  614. if (dcdc == NULL) {
  615. dev_err(&pdev->dev, "Unable to allocate private data\n");
  616. return -ENOMEM;
  617. }
  618. dcdc->wm831x = wm831x;
  619. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  620. if (res == NULL) {
  621. dev_err(&pdev->dev, "No I/O resource\n");
  622. ret = -EINVAL;
  623. goto err;
  624. }
  625. dcdc->base = res->start;
  626. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  627. dcdc->desc.name = dcdc->name;
  628. dcdc->desc.id = id;
  629. dcdc->desc.type = REGULATOR_VOLTAGE;
  630. dcdc->desc.n_voltages = WM831X_BUCKP_MAX_SELECTOR + 1;
  631. dcdc->desc.ops = &wm831x_buckp_ops;
  632. dcdc->desc.owner = THIS_MODULE;
  633. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  634. pdata->dcdc[id], dcdc);
  635. if (IS_ERR(dcdc->regulator)) {
  636. ret = PTR_ERR(dcdc->regulator);
  637. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  638. id + 1, ret);
  639. goto err;
  640. }
  641. irq = platform_get_irq_byname(pdev, "UV");
  642. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  643. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  644. if (ret != 0) {
  645. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  646. irq, ret);
  647. goto err_regulator;
  648. }
  649. platform_set_drvdata(pdev, dcdc);
  650. return 0;
  651. err_regulator:
  652. regulator_unregister(dcdc->regulator);
  653. err:
  654. kfree(dcdc);
  655. return ret;
  656. }
  657. static __devexit int wm831x_buckp_remove(struct platform_device *pdev)
  658. {
  659. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  660. platform_set_drvdata(pdev, NULL);
  661. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  662. regulator_unregister(dcdc->regulator);
  663. kfree(dcdc);
  664. return 0;
  665. }
  666. static struct platform_driver wm831x_buckp_driver = {
  667. .probe = wm831x_buckp_probe,
  668. .remove = __devexit_p(wm831x_buckp_remove),
  669. .driver = {
  670. .name = "wm831x-buckp",
  671. .owner = THIS_MODULE,
  672. },
  673. };
  674. /*
  675. * DCDC boost convertors
  676. */
  677. static int wm831x_boostp_get_status(struct regulator_dev *rdev)
  678. {
  679. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  680. struct wm831x *wm831x = dcdc->wm831x;
  681. int ret;
  682. /* First, check for errors */
  683. ret = wm831x_reg_read(wm831x, WM831X_DCDC_UV_STATUS);
  684. if (ret < 0)
  685. return ret;
  686. if (ret & (1 << rdev_get_id(rdev))) {
  687. dev_dbg(wm831x->dev, "DCDC%d under voltage\n",
  688. rdev_get_id(rdev) + 1);
  689. return REGULATOR_STATUS_ERROR;
  690. }
  691. /* Is the regulator on? */
  692. ret = wm831x_reg_read(wm831x, WM831X_DCDC_STATUS);
  693. if (ret < 0)
  694. return ret;
  695. if (ret & (1 << rdev_get_id(rdev)))
  696. return REGULATOR_STATUS_ON;
  697. else
  698. return REGULATOR_STATUS_OFF;
  699. }
  700. static struct regulator_ops wm831x_boostp_ops = {
  701. .get_status = wm831x_boostp_get_status,
  702. .is_enabled = wm831x_dcdc_is_enabled,
  703. .enable = wm831x_dcdc_enable,
  704. .disable = wm831x_dcdc_disable,
  705. };
  706. static __devinit int wm831x_boostp_probe(struct platform_device *pdev)
  707. {
  708. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  709. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  710. int id = pdev->id % ARRAY_SIZE(pdata->dcdc);
  711. struct wm831x_dcdc *dcdc;
  712. struct resource *res;
  713. int ret, irq;
  714. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  715. if (pdata == NULL || pdata->dcdc[id] == NULL)
  716. return -ENODEV;
  717. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  718. if (dcdc == NULL) {
  719. dev_err(&pdev->dev, "Unable to allocate private data\n");
  720. return -ENOMEM;
  721. }
  722. dcdc->wm831x = wm831x;
  723. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  724. if (res == NULL) {
  725. dev_err(&pdev->dev, "No I/O resource\n");
  726. ret = -EINVAL;
  727. goto err;
  728. }
  729. dcdc->base = res->start;
  730. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  731. dcdc->desc.name = dcdc->name;
  732. dcdc->desc.id = id;
  733. dcdc->desc.type = REGULATOR_VOLTAGE;
  734. dcdc->desc.ops = &wm831x_boostp_ops;
  735. dcdc->desc.owner = THIS_MODULE;
  736. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  737. pdata->dcdc[id], dcdc);
  738. if (IS_ERR(dcdc->regulator)) {
  739. ret = PTR_ERR(dcdc->regulator);
  740. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  741. id + 1, ret);
  742. goto err;
  743. }
  744. irq = platform_get_irq_byname(pdev, "UV");
  745. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  746. IRQF_TRIGGER_RISING, dcdc->name,
  747. dcdc);
  748. if (ret != 0) {
  749. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  750. irq, ret);
  751. goto err_regulator;
  752. }
  753. platform_set_drvdata(pdev, dcdc);
  754. return 0;
  755. err_regulator:
  756. regulator_unregister(dcdc->regulator);
  757. err:
  758. kfree(dcdc);
  759. return ret;
  760. }
  761. static __devexit int wm831x_boostp_remove(struct platform_device *pdev)
  762. {
  763. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  764. platform_set_drvdata(pdev, NULL);
  765. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  766. regulator_unregister(dcdc->regulator);
  767. kfree(dcdc);
  768. return 0;
  769. }
  770. static struct platform_driver wm831x_boostp_driver = {
  771. .probe = wm831x_boostp_probe,
  772. .remove = __devexit_p(wm831x_boostp_remove),
  773. .driver = {
  774. .name = "wm831x-boostp",
  775. .owner = THIS_MODULE,
  776. },
  777. };
  778. /*
  779. * External Power Enable
  780. *
  781. * These aren't actually DCDCs but look like them in hardware so share
  782. * code.
  783. */
  784. #define WM831X_EPE_BASE 6
  785. static struct regulator_ops wm831x_epe_ops = {
  786. .is_enabled = wm831x_dcdc_is_enabled,
  787. .enable = wm831x_dcdc_enable,
  788. .disable = wm831x_dcdc_disable,
  789. .get_status = wm831x_dcdc_get_status,
  790. };
  791. static __devinit int wm831x_epe_probe(struct platform_device *pdev)
  792. {
  793. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  794. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  795. int id = pdev->id % ARRAY_SIZE(pdata->epe);
  796. struct wm831x_dcdc *dcdc;
  797. int ret;
  798. dev_dbg(&pdev->dev, "Probing EPE%d\n", id + 1);
  799. if (pdata == NULL || pdata->epe[id] == NULL)
  800. return -ENODEV;
  801. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  802. if (dcdc == NULL) {
  803. dev_err(&pdev->dev, "Unable to allocate private data\n");
  804. return -ENOMEM;
  805. }
  806. dcdc->wm831x = wm831x;
  807. /* For current parts this is correct; probably need to revisit
  808. * in future.
  809. */
  810. snprintf(dcdc->name, sizeof(dcdc->name), "EPE%d", id + 1);
  811. dcdc->desc.name = dcdc->name;
  812. dcdc->desc.id = id + WM831X_EPE_BASE; /* Offset in DCDC registers */
  813. dcdc->desc.ops = &wm831x_epe_ops;
  814. dcdc->desc.type = REGULATOR_VOLTAGE;
  815. dcdc->desc.owner = THIS_MODULE;
  816. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  817. pdata->epe[id], dcdc);
  818. if (IS_ERR(dcdc->regulator)) {
  819. ret = PTR_ERR(dcdc->regulator);
  820. dev_err(wm831x->dev, "Failed to register EPE%d: %d\n",
  821. id + 1, ret);
  822. goto err;
  823. }
  824. platform_set_drvdata(pdev, dcdc);
  825. return 0;
  826. err:
  827. kfree(dcdc);
  828. return ret;
  829. }
  830. static __devexit int wm831x_epe_remove(struct platform_device *pdev)
  831. {
  832. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  833. platform_set_drvdata(pdev, NULL);
  834. regulator_unregister(dcdc->regulator);
  835. kfree(dcdc);
  836. return 0;
  837. }
  838. static struct platform_driver wm831x_epe_driver = {
  839. .probe = wm831x_epe_probe,
  840. .remove = __devexit_p(wm831x_epe_remove),
  841. .driver = {
  842. .name = "wm831x-epe",
  843. .owner = THIS_MODULE,
  844. },
  845. };
  846. static int __init wm831x_dcdc_init(void)
  847. {
  848. int ret;
  849. ret = platform_driver_register(&wm831x_buckv_driver);
  850. if (ret != 0)
  851. pr_err("Failed to register WM831x BUCKV driver: %d\n", ret);
  852. ret = platform_driver_register(&wm831x_buckp_driver);
  853. if (ret != 0)
  854. pr_err("Failed to register WM831x BUCKP driver: %d\n", ret);
  855. ret = platform_driver_register(&wm831x_boostp_driver);
  856. if (ret != 0)
  857. pr_err("Failed to register WM831x BOOST driver: %d\n", ret);
  858. ret = platform_driver_register(&wm831x_epe_driver);
  859. if (ret != 0)
  860. pr_err("Failed to register WM831x EPE driver: %d\n", ret);
  861. return 0;
  862. }
  863. subsys_initcall(wm831x_dcdc_init);
  864. static void __exit wm831x_dcdc_exit(void)
  865. {
  866. platform_driver_unregister(&wm831x_epe_driver);
  867. platform_driver_unregister(&wm831x_boostp_driver);
  868. platform_driver_unregister(&wm831x_buckp_driver);
  869. platform_driver_unregister(&wm831x_buckv_driver);
  870. }
  871. module_exit(wm831x_dcdc_exit);
  872. /* Module information */
  873. MODULE_AUTHOR("Mark Brown");
  874. MODULE_DESCRIPTION("WM831x DC-DC convertor driver");
  875. MODULE_LICENSE("GPL");
  876. MODULE_ALIAS("platform:wm831x-buckv");
  877. MODULE_ALIAS("platform:wm831x-buckp");
  878. MODULE_ALIAS("platform:wm831x-epe");