em28xx-core.c 29 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208
  1. /*
  2. em28xx-core.c - driver for Empia EM2800/EM2820/2840 USB video capture devices
  3. Copyright (C) 2005 Ludovico Cavedon <cavedon@sssup.it>
  4. Markus Rechberger <mrechberger@gmail.com>
  5. Mauro Carvalho Chehab <mchehab@infradead.org>
  6. Sascha Sommer <saschasommer@freenet.de>
  7. This program is free software; you can redistribute it and/or modify
  8. it under the terms of the GNU General Public License as published by
  9. the Free Software Foundation; either version 2 of the License, or
  10. (at your option) any later version.
  11. This program is distributed in the hope that it will be useful,
  12. but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. GNU General Public License for more details.
  15. You should have received a copy of the GNU General Public License
  16. along with this program; if not, write to the Free Software
  17. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  18. */
  19. #include <linux/init.h>
  20. #include <linux/list.h>
  21. #include <linux/module.h>
  22. #include <linux/usb.h>
  23. #include <linux/vmalloc.h>
  24. #include <media/v4l2-common.h>
  25. #include "em28xx.h"
  26. /* #define ENABLE_DEBUG_ISOC_FRAMES */
  27. static unsigned int core_debug;
  28. module_param(core_debug, int, 0644);
  29. MODULE_PARM_DESC(core_debug, "enable debug messages [core]");
  30. #define em28xx_coredbg(fmt, arg...) do {\
  31. if (core_debug) \
  32. printk(KERN_INFO "%s %s :"fmt, \
  33. dev->name, __func__ , ##arg); } while (0)
  34. static unsigned int reg_debug;
  35. module_param(reg_debug, int, 0644);
  36. MODULE_PARM_DESC(reg_debug, "enable debug messages [URB reg]");
  37. #define em28xx_regdbg(fmt, arg...) do {\
  38. if (reg_debug) \
  39. printk(KERN_INFO "%s %s :"fmt, \
  40. dev->name, __func__ , ##arg); } while (0)
  41. static int alt = EM28XX_PINOUT;
  42. module_param(alt, int, 0644);
  43. MODULE_PARM_DESC(alt, "alternate setting to use for video endpoint");
  44. /* FIXME */
  45. #define em28xx_isocdbg(fmt, arg...) do {\
  46. if (core_debug) \
  47. printk(KERN_INFO "%s %s :"fmt, \
  48. dev->name, __func__ , ##arg); } while (0)
  49. /*
  50. * em28xx_read_reg_req()
  51. * reads data from the usb device specifying bRequest
  52. */
  53. int em28xx_read_reg_req_len(struct em28xx *dev, u8 req, u16 reg,
  54. char *buf, int len)
  55. {
  56. int ret;
  57. int pipe = usb_rcvctrlpipe(dev->udev, 0);
  58. if (dev->state & DEV_DISCONNECTED)
  59. return -ENODEV;
  60. if (len > URB_MAX_CTRL_SIZE)
  61. return -EINVAL;
  62. if (reg_debug) {
  63. printk(KERN_DEBUG "(pipe 0x%08x): "
  64. "IN: %02x %02x %02x %02x %02x %02x %02x %02x ",
  65. pipe,
  66. USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  67. req, 0, 0,
  68. reg & 0xff, reg >> 8,
  69. len & 0xff, len >> 8);
  70. }
  71. mutex_lock(&dev->ctrl_urb_lock);
  72. ret = usb_control_msg(dev->udev, pipe, req,
  73. USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  74. 0x0000, reg, dev->urb_buf, len, HZ);
  75. if (ret < 0) {
  76. if (reg_debug)
  77. printk(" failed!\n");
  78. mutex_unlock(&dev->ctrl_urb_lock);
  79. return ret;
  80. }
  81. if (len)
  82. memcpy(buf, dev->urb_buf, len);
  83. mutex_unlock(&dev->ctrl_urb_lock);
  84. if (reg_debug) {
  85. int byte;
  86. printk("<<<");
  87. for (byte = 0; byte < len; byte++)
  88. printk(" %02x", (unsigned char)buf[byte]);
  89. printk("\n");
  90. }
  91. return ret;
  92. }
  93. /*
  94. * em28xx_read_reg_req()
  95. * reads data from the usb device specifying bRequest
  96. */
  97. int em28xx_read_reg_req(struct em28xx *dev, u8 req, u16 reg)
  98. {
  99. int ret;
  100. u8 val;
  101. ret = em28xx_read_reg_req_len(dev, req, reg, &val, 1);
  102. if (ret < 0)
  103. return ret;
  104. return val;
  105. }
  106. int em28xx_read_reg(struct em28xx *dev, u16 reg)
  107. {
  108. return em28xx_read_reg_req(dev, USB_REQ_GET_STATUS, reg);
  109. }
  110. /*
  111. * em28xx_write_regs_req()
  112. * sends data to the usb device, specifying bRequest
  113. */
  114. int em28xx_write_regs_req(struct em28xx *dev, u8 req, u16 reg, char *buf,
  115. int len)
  116. {
  117. int ret;
  118. int pipe = usb_sndctrlpipe(dev->udev, 0);
  119. if (dev->state & DEV_DISCONNECTED)
  120. return -ENODEV;
  121. if ((len < 1) || (len > URB_MAX_CTRL_SIZE))
  122. return -EINVAL;
  123. if (reg_debug) {
  124. int byte;
  125. printk(KERN_DEBUG "(pipe 0x%08x): "
  126. "OUT: %02x %02x %02x %02x %02x %02x %02x %02x >>>",
  127. pipe,
  128. USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  129. req, 0, 0,
  130. reg & 0xff, reg >> 8,
  131. len & 0xff, len >> 8);
  132. for (byte = 0; byte < len; byte++)
  133. printk(" %02x", (unsigned char)buf[byte]);
  134. printk("\n");
  135. }
  136. mutex_lock(&dev->ctrl_urb_lock);
  137. memcpy(dev->urb_buf, buf, len);
  138. ret = usb_control_msg(dev->udev, pipe, req,
  139. USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  140. 0x0000, reg, dev->urb_buf, len, HZ);
  141. mutex_unlock(&dev->ctrl_urb_lock);
  142. if (dev->wait_after_write)
  143. msleep(dev->wait_after_write);
  144. return ret;
  145. }
  146. int em28xx_write_regs(struct em28xx *dev, u16 reg, char *buf, int len)
  147. {
  148. int rc;
  149. rc = em28xx_write_regs_req(dev, USB_REQ_GET_STATUS, reg, buf, len);
  150. /* Stores GPO/GPIO values at the cache, if changed
  151. Only write values should be stored, since input on a GPIO
  152. register will return the input bits.
  153. Not sure what happens on reading GPO register.
  154. */
  155. if (rc >= 0) {
  156. if (reg == dev->reg_gpo_num)
  157. dev->reg_gpo = buf[0];
  158. else if (reg == dev->reg_gpio_num)
  159. dev->reg_gpio = buf[0];
  160. }
  161. return rc;
  162. }
  163. /* Write a single register */
  164. int em28xx_write_reg(struct em28xx *dev, u16 reg, u8 val)
  165. {
  166. return em28xx_write_regs(dev, reg, &val, 1);
  167. }
  168. /*
  169. * em28xx_write_reg_bits()
  170. * sets only some bits (specified by bitmask) of a register, by first reading
  171. * the actual value
  172. */
  173. static int em28xx_write_reg_bits(struct em28xx *dev, u16 reg, u8 val,
  174. u8 bitmask)
  175. {
  176. int oldval;
  177. u8 newval;
  178. /* Uses cache for gpo/gpio registers */
  179. if (reg == dev->reg_gpo_num)
  180. oldval = dev->reg_gpo;
  181. else if (reg == dev->reg_gpio_num)
  182. oldval = dev->reg_gpio;
  183. else
  184. oldval = em28xx_read_reg(dev, reg);
  185. if (oldval < 0)
  186. return oldval;
  187. newval = (((u8) oldval) & ~bitmask) | (val & bitmask);
  188. return em28xx_write_regs(dev, reg, &newval, 1);
  189. }
  190. /*
  191. * em28xx_is_ac97_ready()
  192. * Checks if ac97 is ready
  193. */
  194. static int em28xx_is_ac97_ready(struct em28xx *dev)
  195. {
  196. int ret, i;
  197. /* Wait up to 50 ms for AC97 command to complete */
  198. for (i = 0; i < 10; i++, msleep(5)) {
  199. ret = em28xx_read_reg(dev, EM28XX_R43_AC97BUSY);
  200. if (ret < 0)
  201. return ret;
  202. if (!(ret & 0x01))
  203. return 0;
  204. }
  205. em28xx_warn("AC97 command still being executed: not handled properly!\n");
  206. return -EBUSY;
  207. }
  208. /*
  209. * em28xx_read_ac97()
  210. * write a 16 bit value to the specified AC97 address (LSB first!)
  211. */
  212. int em28xx_read_ac97(struct em28xx *dev, u8 reg)
  213. {
  214. int ret;
  215. u8 addr = (reg & 0x7f) | 0x80;
  216. u16 val;
  217. ret = em28xx_is_ac97_ready(dev);
  218. if (ret < 0)
  219. return ret;
  220. ret = em28xx_write_regs(dev, EM28XX_R42_AC97ADDR, &addr, 1);
  221. if (ret < 0)
  222. return ret;
  223. ret = dev->em28xx_read_reg_req_len(dev, 0, EM28XX_R40_AC97LSB,
  224. (u8 *)&val, sizeof(val));
  225. if (ret < 0)
  226. return ret;
  227. return le16_to_cpu(val);
  228. }
  229. /*
  230. * em28xx_write_ac97()
  231. * write a 16 bit value to the specified AC97 address (LSB first!)
  232. */
  233. int em28xx_write_ac97(struct em28xx *dev, u8 reg, u16 val)
  234. {
  235. int ret;
  236. u8 addr = reg & 0x7f;
  237. __le16 value;
  238. value = cpu_to_le16(val);
  239. ret = em28xx_is_ac97_ready(dev);
  240. if (ret < 0)
  241. return ret;
  242. ret = em28xx_write_regs(dev, EM28XX_R40_AC97LSB, (u8 *) &value, 2);
  243. if (ret < 0)
  244. return ret;
  245. ret = em28xx_write_regs(dev, EM28XX_R42_AC97ADDR, &addr, 1);
  246. if (ret < 0)
  247. return ret;
  248. return 0;
  249. }
  250. struct em28xx_vol_table {
  251. enum em28xx_amux mux;
  252. u8 reg;
  253. };
  254. static struct em28xx_vol_table inputs[] = {
  255. { EM28XX_AMUX_VIDEO, AC97_VIDEO_VOL },
  256. { EM28XX_AMUX_LINE_IN, AC97_LINEIN_VOL },
  257. { EM28XX_AMUX_PHONE, AC97_PHONE_VOL },
  258. { EM28XX_AMUX_MIC, AC97_MIC_VOL },
  259. { EM28XX_AMUX_CD, AC97_CD_VOL },
  260. { EM28XX_AMUX_AUX, AC97_AUX_VOL },
  261. { EM28XX_AMUX_PCM_OUT, AC97_PCM_OUT_VOL },
  262. };
  263. static int set_ac97_input(struct em28xx *dev)
  264. {
  265. int ret, i;
  266. enum em28xx_amux amux = dev->ctl_ainput;
  267. /* EM28XX_AMUX_VIDEO2 is a special case used to indicate that
  268. em28xx should point to LINE IN, while AC97 should use VIDEO
  269. */
  270. if (amux == EM28XX_AMUX_VIDEO2)
  271. amux = EM28XX_AMUX_VIDEO;
  272. /* Mute all entres but the one that were selected */
  273. for (i = 0; i < ARRAY_SIZE(inputs); i++) {
  274. if (amux == inputs[i].mux)
  275. ret = em28xx_write_ac97(dev, inputs[i].reg, 0x0808);
  276. else
  277. ret = em28xx_write_ac97(dev, inputs[i].reg, 0x8000);
  278. if (ret < 0)
  279. em28xx_warn("couldn't setup AC97 register %d\n",
  280. inputs[i].reg);
  281. }
  282. return 0;
  283. }
  284. static int em28xx_set_audio_source(struct em28xx *dev)
  285. {
  286. int ret;
  287. u8 input;
  288. if (dev->board.is_em2800) {
  289. if (dev->ctl_ainput == EM28XX_AMUX_VIDEO)
  290. input = EM2800_AUDIO_SRC_TUNER;
  291. else
  292. input = EM2800_AUDIO_SRC_LINE;
  293. ret = em28xx_write_regs(dev, EM2800_R08_AUDIOSRC, &input, 1);
  294. if (ret < 0)
  295. return ret;
  296. }
  297. if (dev->board.has_msp34xx)
  298. input = EM28XX_AUDIO_SRC_TUNER;
  299. else {
  300. switch (dev->ctl_ainput) {
  301. case EM28XX_AMUX_VIDEO:
  302. input = EM28XX_AUDIO_SRC_TUNER;
  303. break;
  304. default:
  305. input = EM28XX_AUDIO_SRC_LINE;
  306. break;
  307. }
  308. }
  309. if (dev->board.mute_gpio && dev->mute)
  310. em28xx_gpio_set(dev, dev->board.mute_gpio);
  311. else
  312. em28xx_gpio_set(dev, INPUT(dev->ctl_input)->gpio);
  313. ret = em28xx_write_reg_bits(dev, EM28XX_R0E_AUDIOSRC, input, 0xc0);
  314. if (ret < 0)
  315. return ret;
  316. msleep(5);
  317. switch (dev->audio_mode.ac97) {
  318. case EM28XX_NO_AC97:
  319. break;
  320. default:
  321. ret = set_ac97_input(dev);
  322. }
  323. return ret;
  324. }
  325. static const struct em28xx_vol_table outputs[] = {
  326. { EM28XX_AOUT_MASTER, AC97_MASTER_VOL },
  327. { EM28XX_AOUT_LINE, AC97_LINE_LEVEL_VOL },
  328. { EM28XX_AOUT_MONO, AC97_MASTER_MONO_VOL },
  329. { EM28XX_AOUT_LFE, AC97_LFE_MASTER_VOL },
  330. { EM28XX_AOUT_SURR, AC97_SURR_MASTER_VOL },
  331. };
  332. int em28xx_audio_analog_set(struct em28xx *dev)
  333. {
  334. int ret, i;
  335. u8 xclk;
  336. if (!dev->audio_mode.has_audio)
  337. return 0;
  338. /* It is assumed that all devices use master volume for output.
  339. It would be possible to use also line output.
  340. */
  341. if (dev->audio_mode.ac97 != EM28XX_NO_AC97) {
  342. /* Mute all outputs */
  343. for (i = 0; i < ARRAY_SIZE(outputs); i++) {
  344. ret = em28xx_write_ac97(dev, outputs[i].reg, 0x8000);
  345. if (ret < 0)
  346. em28xx_warn("couldn't setup AC97 register %d\n",
  347. outputs[i].reg);
  348. }
  349. }
  350. xclk = dev->board.xclk & 0x7f;
  351. if (!dev->mute)
  352. xclk |= EM28XX_XCLK_AUDIO_UNMUTE;
  353. ret = em28xx_write_reg(dev, EM28XX_R0F_XCLK, xclk);
  354. if (ret < 0)
  355. return ret;
  356. msleep(10);
  357. /* Selects the proper audio input */
  358. ret = em28xx_set_audio_source(dev);
  359. /* Sets volume */
  360. if (dev->audio_mode.ac97 != EM28XX_NO_AC97) {
  361. int vol;
  362. em28xx_write_ac97(dev, AC97_POWER_DOWN_CTRL, 0x4200);
  363. em28xx_write_ac97(dev, AC97_EXT_AUD_CTRL, 0x0031);
  364. em28xx_write_ac97(dev, AC97_PCM_IN_SRATE, 0xbb80);
  365. /* LSB: left channel - both channels with the same level */
  366. vol = (0x1f - dev->volume) | ((0x1f - dev->volume) << 8);
  367. /* Mute device, if needed */
  368. if (dev->mute)
  369. vol |= 0x8000;
  370. /* Sets volume */
  371. for (i = 0; i < ARRAY_SIZE(outputs); i++) {
  372. if (dev->ctl_aoutput & outputs[i].mux)
  373. ret = em28xx_write_ac97(dev, outputs[i].reg,
  374. vol);
  375. if (ret < 0)
  376. em28xx_warn("couldn't setup AC97 register %d\n",
  377. outputs[i].reg);
  378. }
  379. if (dev->ctl_aoutput & EM28XX_AOUT_PCM_IN) {
  380. int sel = ac97_return_record_select(dev->ctl_aoutput);
  381. /* Use the same input for both left and right
  382. channels */
  383. sel |= (sel << 8);
  384. em28xx_write_ac97(dev, AC97_RECORD_SELECT, sel);
  385. }
  386. }
  387. return ret;
  388. }
  389. EXPORT_SYMBOL_GPL(em28xx_audio_analog_set);
  390. int em28xx_audio_setup(struct em28xx *dev)
  391. {
  392. int vid1, vid2, feat, cfg;
  393. u32 vid;
  394. if (dev->chip_id == CHIP_ID_EM2870 || dev->chip_id == CHIP_ID_EM2874) {
  395. /* Digital only device - don't load any alsa module */
  396. dev->audio_mode.has_audio = 0;
  397. dev->has_audio_class = 0;
  398. dev->has_alsa_audio = 0;
  399. return 0;
  400. }
  401. /* If device doesn't support Usb Audio Class, use vendor class */
  402. if (!dev->has_audio_class)
  403. dev->has_alsa_audio = 1;
  404. dev->audio_mode.has_audio = 1;
  405. /* See how this device is configured */
  406. cfg = em28xx_read_reg(dev, EM28XX_R00_CHIPCFG);
  407. em28xx_info("Config register raw data: 0x%02x\n", cfg);
  408. if (cfg < 0) {
  409. /* Register read error? */
  410. cfg = EM28XX_CHIPCFG_AC97; /* Be conservative */
  411. } else if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) == 0x00) {
  412. /* The device doesn't have vendor audio at all */
  413. dev->has_alsa_audio = 0;
  414. dev->audio_mode.has_audio = 0;
  415. return 0;
  416. } else if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) ==
  417. EM28XX_CHIPCFG_I2S_3_SAMPRATES) {
  418. em28xx_info("I2S Audio (3 sample rates)\n");
  419. dev->audio_mode.i2s_3rates = 1;
  420. } else if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) ==
  421. EM28XX_CHIPCFG_I2S_5_SAMPRATES) {
  422. em28xx_info("I2S Audio (5 sample rates)\n");
  423. dev->audio_mode.i2s_5rates = 1;
  424. }
  425. if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) != EM28XX_CHIPCFG_AC97) {
  426. /* Skip the code that does AC97 vendor detection */
  427. dev->audio_mode.ac97 = EM28XX_NO_AC97;
  428. goto init_audio;
  429. }
  430. dev->audio_mode.ac97 = EM28XX_AC97_OTHER;
  431. vid1 = em28xx_read_ac97(dev, AC97_VENDOR_ID1);
  432. if (vid1 < 0) {
  433. /* Device likely doesn't support AC97 */
  434. em28xx_warn("AC97 chip type couldn't be determined\n");
  435. goto init_audio;
  436. }
  437. vid2 = em28xx_read_ac97(dev, AC97_VENDOR_ID2);
  438. if (vid2 < 0)
  439. goto init_audio;
  440. vid = vid1 << 16 | vid2;
  441. dev->audio_mode.ac97_vendor_id = vid;
  442. em28xx_warn("AC97 vendor ID = 0x%08x\n", vid);
  443. feat = em28xx_read_ac97(dev, AC97_RESET);
  444. if (feat < 0)
  445. goto init_audio;
  446. dev->audio_mode.ac97_feat = feat;
  447. em28xx_warn("AC97 features = 0x%04x\n", feat);
  448. /* Try to identify what audio processor we have */
  449. if ((vid == 0xffffffff) && (feat == 0x6a90))
  450. dev->audio_mode.ac97 = EM28XX_AC97_EM202;
  451. else if ((vid >> 8) == 0x838476)
  452. dev->audio_mode.ac97 = EM28XX_AC97_SIGMATEL;
  453. init_audio:
  454. /* Reports detected AC97 processor */
  455. switch (dev->audio_mode.ac97) {
  456. case EM28XX_NO_AC97:
  457. em28xx_info("No AC97 audio processor\n");
  458. break;
  459. case EM28XX_AC97_EM202:
  460. em28xx_info("Empia 202 AC97 audio processor detected\n");
  461. break;
  462. case EM28XX_AC97_SIGMATEL:
  463. em28xx_info("Sigmatel audio processor detected(stac 97%02x)\n",
  464. dev->audio_mode.ac97_vendor_id & 0xff);
  465. break;
  466. case EM28XX_AC97_OTHER:
  467. em28xx_warn("Unknown AC97 audio processor detected!\n");
  468. break;
  469. default:
  470. break;
  471. }
  472. return em28xx_audio_analog_set(dev);
  473. }
  474. EXPORT_SYMBOL_GPL(em28xx_audio_setup);
  475. int em28xx_colorlevels_set_default(struct em28xx *dev)
  476. {
  477. em28xx_write_reg(dev, EM28XX_R20_YGAIN, 0x10); /* contrast */
  478. em28xx_write_reg(dev, EM28XX_R21_YOFFSET, 0x00); /* brightness */
  479. em28xx_write_reg(dev, EM28XX_R22_UVGAIN, 0x10); /* saturation */
  480. em28xx_write_reg(dev, EM28XX_R23_UOFFSET, 0x00);
  481. em28xx_write_reg(dev, EM28XX_R24_VOFFSET, 0x00);
  482. em28xx_write_reg(dev, EM28XX_R25_SHARPNESS, 0x00);
  483. em28xx_write_reg(dev, EM28XX_R14_GAMMA, 0x20);
  484. em28xx_write_reg(dev, EM28XX_R15_RGAIN, 0x20);
  485. em28xx_write_reg(dev, EM28XX_R16_GGAIN, 0x20);
  486. em28xx_write_reg(dev, EM28XX_R17_BGAIN, 0x20);
  487. em28xx_write_reg(dev, EM28XX_R18_ROFFSET, 0x00);
  488. em28xx_write_reg(dev, EM28XX_R19_GOFFSET, 0x00);
  489. return em28xx_write_reg(dev, EM28XX_R1A_BOFFSET, 0x00);
  490. }
  491. int em28xx_capture_start(struct em28xx *dev, int start)
  492. {
  493. int rc;
  494. if (dev->chip_id == CHIP_ID_EM2874) {
  495. /* The Transport Stream Enable Register moved in em2874 */
  496. if (!start) {
  497. rc = em28xx_write_reg_bits(dev, EM2874_R5F_TS_ENABLE,
  498. 0x00,
  499. EM2874_TS1_CAPTURE_ENABLE);
  500. return rc;
  501. }
  502. /* Enable Transport Stream */
  503. rc = em28xx_write_reg_bits(dev, EM2874_R5F_TS_ENABLE,
  504. EM2874_TS1_CAPTURE_ENABLE,
  505. EM2874_TS1_CAPTURE_ENABLE);
  506. return rc;
  507. }
  508. /* FIXME: which is the best order? */
  509. /* video registers are sampled by VREF */
  510. rc = em28xx_write_reg_bits(dev, EM28XX_R0C_USBSUSP,
  511. start ? 0x10 : 0x00, 0x10);
  512. if (rc < 0)
  513. return rc;
  514. if (!start) {
  515. /* disable video capture */
  516. rc = em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x27);
  517. return rc;
  518. }
  519. /* enable video capture */
  520. rc = em28xx_write_reg(dev, 0x48, 0x00);
  521. if (dev->mode == EM28XX_ANALOG_MODE)
  522. rc = em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x67);
  523. else
  524. rc = em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x37);
  525. msleep(6);
  526. return rc;
  527. }
  528. int em28xx_set_outfmt(struct em28xx *dev)
  529. {
  530. int ret;
  531. int vinmode, vinctl, outfmt;
  532. outfmt = dev->format->reg;
  533. if (dev->board.is_webcam) {
  534. vinmode = 0x0d;
  535. vinctl = 0x00;
  536. } else {
  537. vinmode = 0x10;
  538. vinctl = 0x11;
  539. }
  540. ret = em28xx_write_reg_bits(dev, EM28XX_R27_OUTFMT,
  541. outfmt | 0x20, 0xff);
  542. if (ret < 0)
  543. return ret;
  544. ret = em28xx_write_reg(dev, EM28XX_R10_VINMODE, vinmode);
  545. if (ret < 0)
  546. return ret;
  547. return em28xx_write_reg(dev, EM28XX_R11_VINCTRL, vinctl);
  548. }
  549. static int em28xx_accumulator_set(struct em28xx *dev, u8 xmin, u8 xmax,
  550. u8 ymin, u8 ymax)
  551. {
  552. em28xx_coredbg("em28xx Scale: (%d,%d)-(%d,%d)\n",
  553. xmin, ymin, xmax, ymax);
  554. em28xx_write_regs(dev, EM28XX_R28_XMIN, &xmin, 1);
  555. em28xx_write_regs(dev, EM28XX_R29_XMAX, &xmax, 1);
  556. em28xx_write_regs(dev, EM28XX_R2A_YMIN, &ymin, 1);
  557. return em28xx_write_regs(dev, EM28XX_R2B_YMAX, &ymax, 1);
  558. }
  559. static int em28xx_capture_area_set(struct em28xx *dev, u8 hstart, u8 vstart,
  560. u16 width, u16 height)
  561. {
  562. u8 cwidth = width;
  563. u8 cheight = height;
  564. u8 overflow = (height >> 7 & 0x02) | (width >> 8 & 0x01);
  565. em28xx_coredbg("em28xx Area Set: (%d,%d)\n",
  566. (width | (overflow & 2) << 7),
  567. (height | (overflow & 1) << 8));
  568. em28xx_write_regs(dev, EM28XX_R1C_HSTART, &hstart, 1);
  569. em28xx_write_regs(dev, EM28XX_R1D_VSTART, &vstart, 1);
  570. em28xx_write_regs(dev, EM28XX_R1E_CWIDTH, &cwidth, 1);
  571. em28xx_write_regs(dev, EM28XX_R1F_CHEIGHT, &cheight, 1);
  572. return em28xx_write_regs(dev, EM28XX_R1B_OFLOW, &overflow, 1);
  573. }
  574. static int em28xx_scaler_set(struct em28xx *dev, u16 h, u16 v)
  575. {
  576. u8 mode;
  577. /* the em2800 scaler only supports scaling down to 50% */
  578. if (dev->board.is_webcam) {
  579. /* FIXME: Don't use the scaler yet */
  580. mode = 0;
  581. } else if (dev->board.is_em2800) {
  582. mode = (v ? 0x20 : 0x00) | (h ? 0x10 : 0x00);
  583. } else {
  584. u8 buf[2];
  585. buf[0] = h;
  586. buf[1] = h >> 8;
  587. em28xx_write_regs(dev, EM28XX_R30_HSCALELOW, (char *)buf, 2);
  588. buf[0] = v;
  589. buf[1] = v >> 8;
  590. em28xx_write_regs(dev, EM28XX_R32_VSCALELOW, (char *)buf, 2);
  591. /* it seems that both H and V scalers must be active
  592. to work correctly */
  593. mode = (h || v) ? 0x30 : 0x00;
  594. }
  595. return em28xx_write_reg_bits(dev, EM28XX_R26_COMPR, mode, 0x30);
  596. }
  597. /* FIXME: this only function read values from dev */
  598. int em28xx_resolution_set(struct em28xx *dev)
  599. {
  600. int width, height;
  601. width = norm_maxw(dev);
  602. height = norm_maxh(dev) >> 1;
  603. em28xx_set_outfmt(dev);
  604. em28xx_accumulator_set(dev, 1, (width - 4) >> 2, 1, (height - 4) >> 2);
  605. em28xx_capture_area_set(dev, 0, 0, width >> 2, height >> 2);
  606. return em28xx_scaler_set(dev, dev->hscale, dev->vscale);
  607. }
  608. int em28xx_set_alternate(struct em28xx *dev)
  609. {
  610. int errCode, prev_alt = dev->alt;
  611. int i;
  612. unsigned int min_pkt_size = dev->width * 2 + 4;
  613. /* When image size is bigger than a certain value,
  614. the frame size should be increased, otherwise, only
  615. green screen will be received.
  616. */
  617. if (dev->width * 2 * dev->height > 720 * 240 * 2)
  618. min_pkt_size *= 2;
  619. for (i = 0; i < dev->num_alt; i++) {
  620. /* stop when the selected alt setting offers enough bandwidth */
  621. if (dev->alt_max_pkt_size[i] >= min_pkt_size) {
  622. dev->alt = i;
  623. break;
  624. /* otherwise make sure that we end up with the maximum bandwidth
  625. because the min_pkt_size equation might be wrong...
  626. */
  627. } else if (dev->alt_max_pkt_size[i] >
  628. dev->alt_max_pkt_size[dev->alt])
  629. dev->alt = i;
  630. }
  631. if (dev->alt != prev_alt) {
  632. em28xx_coredbg("minimum isoc packet size: %u (alt=%d)\n",
  633. min_pkt_size, dev->alt);
  634. dev->max_pkt_size = dev->alt_max_pkt_size[dev->alt];
  635. em28xx_coredbg("setting alternate %d with wMaxPacketSize=%u\n",
  636. dev->alt, dev->max_pkt_size);
  637. errCode = usb_set_interface(dev->udev, 0, dev->alt);
  638. if (errCode < 0) {
  639. em28xx_errdev("cannot change alternate number to %d (error=%i)\n",
  640. dev->alt, errCode);
  641. return errCode;
  642. }
  643. }
  644. return 0;
  645. }
  646. int em28xx_gpio_set(struct em28xx *dev, struct em28xx_reg_seq *gpio)
  647. {
  648. int rc = 0;
  649. if (!gpio)
  650. return rc;
  651. if (dev->mode != EM28XX_SUSPEND) {
  652. em28xx_write_reg(dev, 0x48, 0x00);
  653. if (dev->mode == EM28XX_ANALOG_MODE)
  654. em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x67);
  655. else
  656. em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x37);
  657. msleep(6);
  658. }
  659. /* Send GPIO reset sequences specified at board entry */
  660. while (gpio->sleep >= 0) {
  661. if (gpio->reg >= 0) {
  662. rc = em28xx_write_reg_bits(dev,
  663. gpio->reg,
  664. gpio->val,
  665. gpio->mask);
  666. if (rc < 0)
  667. return rc;
  668. }
  669. if (gpio->sleep > 0)
  670. msleep(gpio->sleep);
  671. gpio++;
  672. }
  673. return rc;
  674. }
  675. int em28xx_set_mode(struct em28xx *dev, enum em28xx_mode set_mode)
  676. {
  677. if (dev->mode == set_mode)
  678. return 0;
  679. if (set_mode == EM28XX_SUSPEND) {
  680. dev->mode = set_mode;
  681. /* FIXME: add suspend support for ac97 */
  682. return em28xx_gpio_set(dev, dev->board.suspend_gpio);
  683. }
  684. dev->mode = set_mode;
  685. if (dev->mode == EM28XX_DIGITAL_MODE)
  686. return em28xx_gpio_set(dev, dev->board.dvb_gpio);
  687. else
  688. return em28xx_gpio_set(dev, INPUT(dev->ctl_input)->gpio);
  689. }
  690. EXPORT_SYMBOL_GPL(em28xx_set_mode);
  691. /* ------------------------------------------------------------------
  692. URB control
  693. ------------------------------------------------------------------*/
  694. /*
  695. * IRQ callback, called by URB callback
  696. */
  697. static void em28xx_irq_callback(struct urb *urb)
  698. {
  699. struct em28xx_dmaqueue *dma_q = urb->context;
  700. struct em28xx *dev = container_of(dma_q, struct em28xx, vidq);
  701. int rc, i;
  702. switch (urb->status) {
  703. case 0: /* success */
  704. case -ETIMEDOUT: /* NAK */
  705. break;
  706. case -ECONNRESET: /* kill */
  707. case -ENOENT:
  708. case -ESHUTDOWN:
  709. return;
  710. default: /* error */
  711. em28xx_isocdbg("urb completition error %d.\n", urb->status);
  712. break;
  713. }
  714. /* Copy data from URB */
  715. spin_lock(&dev->slock);
  716. rc = dev->isoc_ctl.isoc_copy(dev, urb);
  717. spin_unlock(&dev->slock);
  718. /* Reset urb buffers */
  719. for (i = 0; i < urb->number_of_packets; i++) {
  720. urb->iso_frame_desc[i].status = 0;
  721. urb->iso_frame_desc[i].actual_length = 0;
  722. }
  723. urb->status = 0;
  724. urb->status = usb_submit_urb(urb, GFP_ATOMIC);
  725. if (urb->status) {
  726. em28xx_isocdbg("urb resubmit failed (error=%i)\n",
  727. urb->status);
  728. }
  729. }
  730. /*
  731. * Stop and Deallocate URBs
  732. */
  733. void em28xx_uninit_isoc(struct em28xx *dev)
  734. {
  735. struct urb *urb;
  736. int i;
  737. em28xx_isocdbg("em28xx: called em28xx_uninit_isoc\n");
  738. dev->isoc_ctl.nfields = -1;
  739. for (i = 0; i < dev->isoc_ctl.num_bufs; i++) {
  740. urb = dev->isoc_ctl.urb[i];
  741. if (urb) {
  742. if (!irqs_disabled())
  743. usb_kill_urb(urb);
  744. else
  745. usb_unlink_urb(urb);
  746. if (dev->isoc_ctl.transfer_buffer[i]) {
  747. usb_buffer_free(dev->udev,
  748. urb->transfer_buffer_length,
  749. dev->isoc_ctl.transfer_buffer[i],
  750. urb->transfer_dma);
  751. }
  752. usb_free_urb(urb);
  753. dev->isoc_ctl.urb[i] = NULL;
  754. }
  755. dev->isoc_ctl.transfer_buffer[i] = NULL;
  756. }
  757. kfree(dev->isoc_ctl.urb);
  758. kfree(dev->isoc_ctl.transfer_buffer);
  759. dev->isoc_ctl.urb = NULL;
  760. dev->isoc_ctl.transfer_buffer = NULL;
  761. dev->isoc_ctl.num_bufs = 0;
  762. em28xx_capture_start(dev, 0);
  763. }
  764. EXPORT_SYMBOL_GPL(em28xx_uninit_isoc);
  765. /*
  766. * Allocate URBs and start IRQ
  767. */
  768. int em28xx_init_isoc(struct em28xx *dev, int max_packets,
  769. int num_bufs, int max_pkt_size,
  770. int (*isoc_copy) (struct em28xx *dev, struct urb *urb))
  771. {
  772. struct em28xx_dmaqueue *dma_q = &dev->vidq;
  773. int i;
  774. int sb_size, pipe;
  775. struct urb *urb;
  776. int j, k;
  777. int rc;
  778. em28xx_isocdbg("em28xx: called em28xx_prepare_isoc\n");
  779. /* De-allocates all pending stuff */
  780. em28xx_uninit_isoc(dev);
  781. dev->isoc_ctl.isoc_copy = isoc_copy;
  782. dev->isoc_ctl.num_bufs = num_bufs;
  783. dev->isoc_ctl.urb = kzalloc(sizeof(void *)*num_bufs, GFP_KERNEL);
  784. if (!dev->isoc_ctl.urb) {
  785. em28xx_errdev("cannot alloc memory for usb buffers\n");
  786. return -ENOMEM;
  787. }
  788. dev->isoc_ctl.transfer_buffer = kzalloc(sizeof(void *)*num_bufs,
  789. GFP_KERNEL);
  790. if (!dev->isoc_ctl.transfer_buffer) {
  791. em28xx_errdev("cannot allocate memory for usb transfer\n");
  792. kfree(dev->isoc_ctl.urb);
  793. return -ENOMEM;
  794. }
  795. dev->isoc_ctl.max_pkt_size = max_pkt_size;
  796. dev->isoc_ctl.buf = NULL;
  797. sb_size = max_packets * dev->isoc_ctl.max_pkt_size;
  798. /* allocate urbs and transfer buffers */
  799. for (i = 0; i < dev->isoc_ctl.num_bufs; i++) {
  800. urb = usb_alloc_urb(max_packets, GFP_KERNEL);
  801. if (!urb) {
  802. em28xx_err("cannot alloc isoc_ctl.urb %i\n", i);
  803. em28xx_uninit_isoc(dev);
  804. return -ENOMEM;
  805. }
  806. dev->isoc_ctl.urb[i] = urb;
  807. dev->isoc_ctl.transfer_buffer[i] = usb_buffer_alloc(dev->udev,
  808. sb_size, GFP_KERNEL, &urb->transfer_dma);
  809. if (!dev->isoc_ctl.transfer_buffer[i]) {
  810. em28xx_err("unable to allocate %i bytes for transfer"
  811. " buffer %i%s\n",
  812. sb_size, i,
  813. in_interrupt() ? " while in int" : "");
  814. em28xx_uninit_isoc(dev);
  815. return -ENOMEM;
  816. }
  817. memset(dev->isoc_ctl.transfer_buffer[i], 0, sb_size);
  818. /* FIXME: this is a hack - should be
  819. 'desc.bEndpointAddress & USB_ENDPOINT_NUMBER_MASK'
  820. should also be using 'desc.bInterval'
  821. */
  822. pipe = usb_rcvisocpipe(dev->udev,
  823. dev->mode == EM28XX_ANALOG_MODE ? 0x82 : 0x84);
  824. usb_fill_int_urb(urb, dev->udev, pipe,
  825. dev->isoc_ctl.transfer_buffer[i], sb_size,
  826. em28xx_irq_callback, dma_q, 1);
  827. urb->number_of_packets = max_packets;
  828. urb->transfer_flags = URB_ISO_ASAP | URB_NO_TRANSFER_DMA_MAP;
  829. k = 0;
  830. for (j = 0; j < max_packets; j++) {
  831. urb->iso_frame_desc[j].offset = k;
  832. urb->iso_frame_desc[j].length =
  833. dev->isoc_ctl.max_pkt_size;
  834. k += dev->isoc_ctl.max_pkt_size;
  835. }
  836. }
  837. init_waitqueue_head(&dma_q->wq);
  838. em28xx_capture_start(dev, 1);
  839. /* submit urbs and enables IRQ */
  840. for (i = 0; i < dev->isoc_ctl.num_bufs; i++) {
  841. rc = usb_submit_urb(dev->isoc_ctl.urb[i], GFP_ATOMIC);
  842. if (rc) {
  843. em28xx_err("submit of urb %i failed (error=%i)\n", i,
  844. rc);
  845. em28xx_uninit_isoc(dev);
  846. return rc;
  847. }
  848. }
  849. return 0;
  850. }
  851. EXPORT_SYMBOL_GPL(em28xx_init_isoc);
  852. /* Determine the packet size for the DVB stream for the given device
  853. (underlying value programmed into the eeprom) */
  854. int em28xx_isoc_dvb_max_packetsize(struct em28xx *dev)
  855. {
  856. unsigned int chip_cfg2;
  857. unsigned int packet_size = 564;
  858. if (dev->chip_id == CHIP_ID_EM2874) {
  859. /* FIXME - for now assume 564 like it was before, but the
  860. em2874 code should be added to return the proper value... */
  861. packet_size = 564;
  862. } else {
  863. /* TS max packet size stored in bits 1-0 of R01 */
  864. chip_cfg2 = em28xx_read_reg(dev, EM28XX_R01_CHIPCFG2);
  865. switch (chip_cfg2 & EM28XX_CHIPCFG2_TS_PACKETSIZE_MASK) {
  866. case EM28XX_CHIPCFG2_TS_PACKETSIZE_188:
  867. packet_size = 188;
  868. break;
  869. case EM28XX_CHIPCFG2_TS_PACKETSIZE_376:
  870. packet_size = 376;
  871. break;
  872. case EM28XX_CHIPCFG2_TS_PACKETSIZE_564:
  873. packet_size = 564;
  874. break;
  875. case EM28XX_CHIPCFG2_TS_PACKETSIZE_752:
  876. packet_size = 752;
  877. break;
  878. }
  879. }
  880. em28xx_coredbg("dvb max packet size=%d\n", packet_size);
  881. return packet_size;
  882. }
  883. EXPORT_SYMBOL_GPL(em28xx_isoc_dvb_max_packetsize);
  884. /*
  885. * em28xx_wake_i2c()
  886. * configure i2c attached devices
  887. */
  888. void em28xx_wake_i2c(struct em28xx *dev)
  889. {
  890. v4l2_device_call_all(&dev->v4l2_dev, 0, core, reset, 0);
  891. v4l2_device_call_all(&dev->v4l2_dev, 0, video, s_routing,
  892. INPUT(dev->ctl_input)->vmux, 0, 0);
  893. v4l2_device_call_all(&dev->v4l2_dev, 0, video, s_stream, 0);
  894. }
  895. /*
  896. * Device control list
  897. */
  898. static LIST_HEAD(em28xx_devlist);
  899. static DEFINE_MUTEX(em28xx_devlist_mutex);
  900. struct em28xx *em28xx_get_device(int minor,
  901. enum v4l2_buf_type *fh_type,
  902. int *has_radio)
  903. {
  904. struct em28xx *h, *dev = NULL;
  905. *fh_type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  906. *has_radio = 0;
  907. mutex_lock(&em28xx_devlist_mutex);
  908. list_for_each_entry(h, &em28xx_devlist, devlist) {
  909. if (h->vdev->minor == minor)
  910. dev = h;
  911. if (h->vbi_dev->minor == minor) {
  912. dev = h;
  913. *fh_type = V4L2_BUF_TYPE_VBI_CAPTURE;
  914. }
  915. if (h->radio_dev &&
  916. h->radio_dev->minor == minor) {
  917. dev = h;
  918. *has_radio = 1;
  919. }
  920. }
  921. mutex_unlock(&em28xx_devlist_mutex);
  922. return dev;
  923. }
  924. /*
  925. * em28xx_realease_resources()
  926. * unregisters the v4l2,i2c and usb devices
  927. * called when the device gets disconected or at module unload
  928. */
  929. void em28xx_remove_from_devlist(struct em28xx *dev)
  930. {
  931. mutex_lock(&em28xx_devlist_mutex);
  932. list_del(&dev->devlist);
  933. mutex_unlock(&em28xx_devlist_mutex);
  934. };
  935. void em28xx_add_into_devlist(struct em28xx *dev)
  936. {
  937. mutex_lock(&em28xx_devlist_mutex);
  938. list_add_tail(&dev->devlist, &em28xx_devlist);
  939. mutex_unlock(&em28xx_devlist_mutex);
  940. };
  941. /*
  942. * Extension interface
  943. */
  944. static LIST_HEAD(em28xx_extension_devlist);
  945. static DEFINE_MUTEX(em28xx_extension_devlist_lock);
  946. int em28xx_register_extension(struct em28xx_ops *ops)
  947. {
  948. struct em28xx *dev = NULL;
  949. mutex_lock(&em28xx_devlist_mutex);
  950. mutex_lock(&em28xx_extension_devlist_lock);
  951. list_add_tail(&ops->next, &em28xx_extension_devlist);
  952. list_for_each_entry(dev, &em28xx_devlist, devlist) {
  953. if (dev)
  954. ops->init(dev);
  955. }
  956. printk(KERN_INFO "Em28xx: Initialized (%s) extension\n", ops->name);
  957. mutex_unlock(&em28xx_extension_devlist_lock);
  958. mutex_unlock(&em28xx_devlist_mutex);
  959. return 0;
  960. }
  961. EXPORT_SYMBOL(em28xx_register_extension);
  962. void em28xx_unregister_extension(struct em28xx_ops *ops)
  963. {
  964. struct em28xx *dev = NULL;
  965. mutex_lock(&em28xx_devlist_mutex);
  966. list_for_each_entry(dev, &em28xx_devlist, devlist) {
  967. if (dev)
  968. ops->fini(dev);
  969. }
  970. mutex_lock(&em28xx_extension_devlist_lock);
  971. printk(KERN_INFO "Em28xx: Removed (%s) extension\n", ops->name);
  972. list_del(&ops->next);
  973. mutex_unlock(&em28xx_extension_devlist_lock);
  974. mutex_unlock(&em28xx_devlist_mutex);
  975. }
  976. EXPORT_SYMBOL(em28xx_unregister_extension);
  977. void em28xx_init_extension(struct em28xx *dev)
  978. {
  979. struct em28xx_ops *ops = NULL;
  980. mutex_lock(&em28xx_extension_devlist_lock);
  981. if (!list_empty(&em28xx_extension_devlist)) {
  982. list_for_each_entry(ops, &em28xx_extension_devlist, next) {
  983. if (ops->init)
  984. ops->init(dev);
  985. }
  986. }
  987. mutex_unlock(&em28xx_extension_devlist_lock);
  988. }
  989. void em28xx_close_extension(struct em28xx *dev)
  990. {
  991. struct em28xx_ops *ops = NULL;
  992. mutex_lock(&em28xx_extension_devlist_lock);
  993. if (!list_empty(&em28xx_extension_devlist)) {
  994. list_for_each_entry(ops, &em28xx_extension_devlist, next) {
  995. if (ops->fini)
  996. ops->fini(dev);
  997. }
  998. }
  999. mutex_unlock(&em28xx_extension_devlist_lock);
  1000. }