core.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587
  1. /*
  2. * Copyright (C) 2006, Rusty Russell <rusty@rustcorp.com.au> IBM Corporation.
  3. * Copyright (C) 2007, Jes Sorensen <jes@sgi.com> SGI.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; either version 2 of the License, or
  8. * (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  13. * NON INFRINGEMENT. See the GNU General Public License for more
  14. * details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19. */
  20. #include <linux/kernel.h>
  21. #include <linux/start_kernel.h>
  22. #include <linux/string.h>
  23. #include <linux/console.h>
  24. #include <linux/screen_info.h>
  25. #include <linux/irq.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/clocksource.h>
  28. #include <linux/clockchips.h>
  29. #include <linux/cpu.h>
  30. #include <linux/lguest.h>
  31. #include <linux/lguest_launcher.h>
  32. #include <asm/paravirt.h>
  33. #include <asm/param.h>
  34. #include <asm/page.h>
  35. #include <asm/pgtable.h>
  36. #include <asm/desc.h>
  37. #include <asm/setup.h>
  38. #include <asm/lguest.h>
  39. #include <asm/uaccess.h>
  40. #include <asm/i387.h>
  41. #include "../lg.h"
  42. static int cpu_had_pge;
  43. static struct {
  44. unsigned long offset;
  45. unsigned short segment;
  46. } lguest_entry;
  47. /* Offset from where switcher.S was compiled to where we've copied it */
  48. static unsigned long switcher_offset(void)
  49. {
  50. return SWITCHER_ADDR - (unsigned long)start_switcher_text;
  51. }
  52. /* This cpu's struct lguest_pages. */
  53. static struct lguest_pages *lguest_pages(unsigned int cpu)
  54. {
  55. return &(((struct lguest_pages *)
  56. (SWITCHER_ADDR + SHARED_SWITCHER_PAGES*PAGE_SIZE))[cpu]);
  57. }
  58. static DEFINE_PER_CPU(struct lg_cpu *, last_cpu);
  59. /*S:010
  60. * We approach the Switcher.
  61. *
  62. * Remember that each CPU has two pages which are visible to the Guest when it
  63. * runs on that CPU. This has to contain the state for that Guest: we copy the
  64. * state in just before we run the Guest.
  65. *
  66. * Each Guest has "changed" flags which indicate what has changed in the Guest
  67. * since it last ran. We saw this set in interrupts_and_traps.c and
  68. * segments.c.
  69. */
  70. static void copy_in_guest_info(struct lg_cpu *cpu, struct lguest_pages *pages)
  71. {
  72. struct lguest *lg = cpu->lg;
  73. /* Copying all this data can be quite expensive. We usually run the
  74. * same Guest we ran last time (and that Guest hasn't run anywhere else
  75. * meanwhile). If that's not the case, we pretend everything in the
  76. * Guest has changed. */
  77. if (__get_cpu_var(last_cpu) != cpu || lg->last_pages != pages) {
  78. __get_cpu_var(last_cpu) = cpu;
  79. lg->last_pages = pages;
  80. lg->changed = CHANGED_ALL;
  81. }
  82. /* These copies are pretty cheap, so we do them unconditionally: */
  83. /* Save the current Host top-level page directory. */
  84. pages->state.host_cr3 = __pa(current->mm->pgd);
  85. /* Set up the Guest's page tables to see this CPU's pages (and no
  86. * other CPU's pages). */
  87. map_switcher_in_guest(cpu, pages);
  88. /* Set up the two "TSS" members which tell the CPU what stack to use
  89. * for traps which do directly into the Guest (ie. traps at privilege
  90. * level 1). */
  91. pages->state.guest_tss.esp1 = cpu->esp1;
  92. pages->state.guest_tss.ss1 = cpu->ss1;
  93. /* Copy direct-to-Guest trap entries. */
  94. if (lg->changed & CHANGED_IDT)
  95. copy_traps(cpu, pages->state.guest_idt, default_idt_entries);
  96. /* Copy all GDT entries which the Guest can change. */
  97. if (lg->changed & CHANGED_GDT)
  98. copy_gdt(cpu, pages->state.guest_gdt);
  99. /* If only the TLS entries have changed, copy them. */
  100. else if (lg->changed & CHANGED_GDT_TLS)
  101. copy_gdt_tls(cpu, pages->state.guest_gdt);
  102. /* Mark the Guest as unchanged for next time. */
  103. lg->changed = 0;
  104. }
  105. /* Finally: the code to actually call into the Switcher to run the Guest. */
  106. static void run_guest_once(struct lg_cpu *cpu, struct lguest_pages *pages)
  107. {
  108. /* This is a dummy value we need for GCC's sake. */
  109. unsigned int clobber;
  110. struct lguest *lg = cpu->lg;
  111. /* Copy the guest-specific information into this CPU's "struct
  112. * lguest_pages". */
  113. copy_in_guest_info(cpu, pages);
  114. /* Set the trap number to 256 (impossible value). If we fault while
  115. * switching to the Guest (bad segment registers or bug), this will
  116. * cause us to abort the Guest. */
  117. cpu->regs->trapnum = 256;
  118. /* Now: we push the "eflags" register on the stack, then do an "lcall".
  119. * This is how we change from using the kernel code segment to using
  120. * the dedicated lguest code segment, as well as jumping into the
  121. * Switcher.
  122. *
  123. * The lcall also pushes the old code segment (KERNEL_CS) onto the
  124. * stack, then the address of this call. This stack layout happens to
  125. * exactly match the stack layout created by an interrupt... */
  126. asm volatile("pushf; lcall *lguest_entry"
  127. /* This is how we tell GCC that %eax ("a") and %ebx ("b")
  128. * are changed by this routine. The "=" means output. */
  129. : "=a"(clobber), "=b"(clobber)
  130. /* %eax contains the pages pointer. ("0" refers to the
  131. * 0-th argument above, ie "a"). %ebx contains the
  132. * physical address of the Guest's top-level page
  133. * directory. */
  134. : "0"(pages), "1"(__pa(lg->pgdirs[cpu->cpu_pgd].pgdir))
  135. /* We tell gcc that all these registers could change,
  136. * which means we don't have to save and restore them in
  137. * the Switcher. */
  138. : "memory", "%edx", "%ecx", "%edi", "%esi");
  139. }
  140. /*:*/
  141. /*M:002 There are hooks in the scheduler which we can register to tell when we
  142. * get kicked off the CPU (preempt_notifier_register()). This would allow us
  143. * to lazily disable SYSENTER which would regain some performance, and should
  144. * also simplify copy_in_guest_info(). Note that we'd still need to restore
  145. * things when we exit to Launcher userspace, but that's fairly easy.
  146. *
  147. * The hooks were designed for KVM, but we can also put them to good use. :*/
  148. /*H:040 This is the i386-specific code to setup and run the Guest. Interrupts
  149. * are disabled: we own the CPU. */
  150. void lguest_arch_run_guest(struct lg_cpu *cpu)
  151. {
  152. /* Remember the awfully-named TS bit? If the Guest has asked to set it
  153. * we set it now, so we can trap and pass that trap to the Guest if it
  154. * uses the FPU. */
  155. if (cpu->ts)
  156. lguest_set_ts();
  157. /* SYSENTER is an optimized way of doing system calls. We can't allow
  158. * it because it always jumps to privilege level 0. A normal Guest
  159. * won't try it because we don't advertise it in CPUID, but a malicious
  160. * Guest (or malicious Guest userspace program) could, so we tell the
  161. * CPU to disable it before running the Guest. */
  162. if (boot_cpu_has(X86_FEATURE_SEP))
  163. wrmsr(MSR_IA32_SYSENTER_CS, 0, 0);
  164. /* Now we actually run the Guest. It will return when something
  165. * interesting happens, and we can examine its registers to see what it
  166. * was doing. */
  167. run_guest_once(cpu, lguest_pages(raw_smp_processor_id()));
  168. /* Note that the "regs" pointer contains two extra entries which are
  169. * not really registers: a trap number which says what interrupt or
  170. * trap made the switcher code come back, and an error code which some
  171. * traps set. */
  172. /* If the Guest page faulted, then the cr2 register will tell us the
  173. * bad virtual address. We have to grab this now, because once we
  174. * re-enable interrupts an interrupt could fault and thus overwrite
  175. * cr2, or we could even move off to a different CPU. */
  176. if (cpu->regs->trapnum == 14)
  177. cpu->arch.last_pagefault = read_cr2();
  178. /* Similarly, if we took a trap because the Guest used the FPU,
  179. * we have to restore the FPU it expects to see. */
  180. else if (cpu->regs->trapnum == 7)
  181. math_state_restore();
  182. /* Restore SYSENTER if it's supposed to be on. */
  183. if (boot_cpu_has(X86_FEATURE_SEP))
  184. wrmsr(MSR_IA32_SYSENTER_CS, __KERNEL_CS, 0);
  185. }
  186. /*H:130 Now we've examined the hypercall code; our Guest can make requests.
  187. * Our Guest is usually so well behaved; it never tries to do things it isn't
  188. * allowed to, and uses hypercalls instead. Unfortunately, Linux's paravirtual
  189. * infrastructure isn't quite complete, because it doesn't contain replacements
  190. * for the Intel I/O instructions. As a result, the Guest sometimes fumbles
  191. * across one during the boot process as it probes for various things which are
  192. * usually attached to a PC.
  193. *
  194. * When the Guest uses one of these instructions, we get a trap (General
  195. * Protection Fault) and come here. We see if it's one of those troublesome
  196. * instructions and skip over it. We return true if we did. */
  197. static int emulate_insn(struct lg_cpu *cpu)
  198. {
  199. struct lguest *lg = cpu->lg;
  200. u8 insn;
  201. unsigned int insnlen = 0, in = 0, shift = 0;
  202. /* The eip contains the *virtual* address of the Guest's instruction:
  203. * guest_pa just subtracts the Guest's page_offset. */
  204. unsigned long physaddr = guest_pa(cpu, cpu->regs->eip);
  205. /* This must be the Guest kernel trying to do something, not userspace!
  206. * The bottom two bits of the CS segment register are the privilege
  207. * level. */
  208. if ((cpu->regs->cs & 3) != GUEST_PL)
  209. return 0;
  210. /* Decoding x86 instructions is icky. */
  211. insn = lgread(lg, physaddr, u8);
  212. /* 0x66 is an "operand prefix". It means it's using the upper 16 bits
  213. of the eax register. */
  214. if (insn == 0x66) {
  215. shift = 16;
  216. /* The instruction is 1 byte so far, read the next byte. */
  217. insnlen = 1;
  218. insn = lgread(lg, physaddr + insnlen, u8);
  219. }
  220. /* We can ignore the lower bit for the moment and decode the 4 opcodes
  221. * we need to emulate. */
  222. switch (insn & 0xFE) {
  223. case 0xE4: /* in <next byte>,%al */
  224. insnlen += 2;
  225. in = 1;
  226. break;
  227. case 0xEC: /* in (%dx),%al */
  228. insnlen += 1;
  229. in = 1;
  230. break;
  231. case 0xE6: /* out %al,<next byte> */
  232. insnlen += 2;
  233. break;
  234. case 0xEE: /* out %al,(%dx) */
  235. insnlen += 1;
  236. break;
  237. default:
  238. /* OK, we don't know what this is, can't emulate. */
  239. return 0;
  240. }
  241. /* If it was an "IN" instruction, they expect the result to be read
  242. * into %eax, so we change %eax. We always return all-ones, which
  243. * traditionally means "there's nothing there". */
  244. if (in) {
  245. /* Lower bit tells is whether it's a 16 or 32 bit access */
  246. if (insn & 0x1)
  247. cpu->regs->eax = 0xFFFFFFFF;
  248. else
  249. cpu->regs->eax |= (0xFFFF << shift);
  250. }
  251. /* Finally, we've "done" the instruction, so move past it. */
  252. cpu->regs->eip += insnlen;
  253. /* Success! */
  254. return 1;
  255. }
  256. /*H:050 Once we've re-enabled interrupts, we look at why the Guest exited. */
  257. void lguest_arch_handle_trap(struct lg_cpu *cpu)
  258. {
  259. struct lguest *lg = cpu->lg;
  260. switch (cpu->regs->trapnum) {
  261. case 13: /* We've intercepted a General Protection Fault. */
  262. /* Check if this was one of those annoying IN or OUT
  263. * instructions which we need to emulate. If so, we just go
  264. * back into the Guest after we've done it. */
  265. if (cpu->regs->errcode == 0) {
  266. if (emulate_insn(cpu))
  267. return;
  268. }
  269. break;
  270. case 14: /* We've intercepted a Page Fault. */
  271. /* The Guest accessed a virtual address that wasn't mapped.
  272. * This happens a lot: we don't actually set up most of the
  273. * page tables for the Guest at all when we start: as it runs
  274. * it asks for more and more, and we set them up as
  275. * required. In this case, we don't even tell the Guest that
  276. * the fault happened.
  277. *
  278. * The errcode tells whether this was a read or a write, and
  279. * whether kernel or userspace code. */
  280. if (demand_page(cpu, cpu->arch.last_pagefault,
  281. cpu->regs->errcode))
  282. return;
  283. /* OK, it's really not there (or not OK): the Guest needs to
  284. * know. We write out the cr2 value so it knows where the
  285. * fault occurred.
  286. *
  287. * Note that if the Guest were really messed up, this could
  288. * happen before it's done the LHCALL_LGUEST_INIT hypercall, so
  289. * lg->lguest_data could be NULL */
  290. if (lg->lguest_data &&
  291. put_user(cpu->arch.last_pagefault, &lg->lguest_data->cr2))
  292. kill_guest(lg, "Writing cr2");
  293. break;
  294. case 7: /* We've intercepted a Device Not Available fault. */
  295. /* If the Guest doesn't want to know, we already restored the
  296. * Floating Point Unit, so we just continue without telling
  297. * it. */
  298. if (!cpu->ts)
  299. return;
  300. break;
  301. case 32 ... 255:
  302. /* These values mean a real interrupt occurred, in which case
  303. * the Host handler has already been run. We just do a
  304. * friendly check if another process should now be run, then
  305. * return to run the Guest again */
  306. cond_resched();
  307. return;
  308. case LGUEST_TRAP_ENTRY:
  309. /* Our 'struct hcall_args' maps directly over our regs: we set
  310. * up the pointer now to indicate a hypercall is pending. */
  311. cpu->hcall = (struct hcall_args *)cpu->regs;
  312. return;
  313. }
  314. /* We didn't handle the trap, so it needs to go to the Guest. */
  315. if (!deliver_trap(cpu, cpu->regs->trapnum))
  316. /* If the Guest doesn't have a handler (either it hasn't
  317. * registered any yet, or it's one of the faults we don't let
  318. * it handle), it dies with a cryptic error message. */
  319. kill_guest(lg, "unhandled trap %li at %#lx (%#lx)",
  320. cpu->regs->trapnum, cpu->regs->eip,
  321. cpu->regs->trapnum == 14 ? cpu->arch.last_pagefault
  322. : cpu->regs->errcode);
  323. }
  324. /* Now we can look at each of the routines this calls, in increasing order of
  325. * complexity: do_hypercalls(), emulate_insn(), maybe_do_interrupt(),
  326. * deliver_trap() and demand_page(). After all those, we'll be ready to
  327. * examine the Switcher, and our philosophical understanding of the Host/Guest
  328. * duality will be complete. :*/
  329. static void adjust_pge(void *on)
  330. {
  331. if (on)
  332. write_cr4(read_cr4() | X86_CR4_PGE);
  333. else
  334. write_cr4(read_cr4() & ~X86_CR4_PGE);
  335. }
  336. /*H:020 Now the Switcher is mapped and every thing else is ready, we need to do
  337. * some more i386-specific initialization. */
  338. void __init lguest_arch_host_init(void)
  339. {
  340. int i;
  341. /* Most of the i386/switcher.S doesn't care that it's been moved; on
  342. * Intel, jumps are relative, and it doesn't access any references to
  343. * external code or data.
  344. *
  345. * The only exception is the interrupt handlers in switcher.S: their
  346. * addresses are placed in a table (default_idt_entries), so we need to
  347. * update the table with the new addresses. switcher_offset() is a
  348. * convenience function which returns the distance between the builtin
  349. * switcher code and the high-mapped copy we just made. */
  350. for (i = 0; i < IDT_ENTRIES; i++)
  351. default_idt_entries[i] += switcher_offset();
  352. /*
  353. * Set up the Switcher's per-cpu areas.
  354. *
  355. * Each CPU gets two pages of its own within the high-mapped region
  356. * (aka. "struct lguest_pages"). Much of this can be initialized now,
  357. * but some depends on what Guest we are running (which is set up in
  358. * copy_in_guest_info()).
  359. */
  360. for_each_possible_cpu(i) {
  361. /* lguest_pages() returns this CPU's two pages. */
  362. struct lguest_pages *pages = lguest_pages(i);
  363. /* This is a convenience pointer to make the code fit one
  364. * statement to a line. */
  365. struct lguest_ro_state *state = &pages->state;
  366. /* The Global Descriptor Table: the Host has a different one
  367. * for each CPU. We keep a descriptor for the GDT which says
  368. * where it is and how big it is (the size is actually the last
  369. * byte, not the size, hence the "-1"). */
  370. state->host_gdt_desc.size = GDT_SIZE-1;
  371. state->host_gdt_desc.address = (long)get_cpu_gdt_table(i);
  372. /* All CPUs on the Host use the same Interrupt Descriptor
  373. * Table, so we just use store_idt(), which gets this CPU's IDT
  374. * descriptor. */
  375. store_idt(&state->host_idt_desc);
  376. /* The descriptors for the Guest's GDT and IDT can be filled
  377. * out now, too. We copy the GDT & IDT into ->guest_gdt and
  378. * ->guest_idt before actually running the Guest. */
  379. state->guest_idt_desc.size = sizeof(state->guest_idt)-1;
  380. state->guest_idt_desc.address = (long)&state->guest_idt;
  381. state->guest_gdt_desc.size = sizeof(state->guest_gdt)-1;
  382. state->guest_gdt_desc.address = (long)&state->guest_gdt;
  383. /* We know where we want the stack to be when the Guest enters
  384. * the switcher: in pages->regs. The stack grows upwards, so
  385. * we start it at the end of that structure. */
  386. state->guest_tss.esp0 = (long)(&pages->regs + 1);
  387. /* And this is the GDT entry to use for the stack: we keep a
  388. * couple of special LGUEST entries. */
  389. state->guest_tss.ss0 = LGUEST_DS;
  390. /* x86 can have a finegrained bitmap which indicates what I/O
  391. * ports the process can use. We set it to the end of our
  392. * structure, meaning "none". */
  393. state->guest_tss.io_bitmap_base = sizeof(state->guest_tss);
  394. /* Some GDT entries are the same across all Guests, so we can
  395. * set them up now. */
  396. setup_default_gdt_entries(state);
  397. /* Most IDT entries are the same for all Guests, too.*/
  398. setup_default_idt_entries(state, default_idt_entries);
  399. /* The Host needs to be able to use the LGUEST segments on this
  400. * CPU, too, so put them in the Host GDT. */
  401. get_cpu_gdt_table(i)[GDT_ENTRY_LGUEST_CS] = FULL_EXEC_SEGMENT;
  402. get_cpu_gdt_table(i)[GDT_ENTRY_LGUEST_DS] = FULL_SEGMENT;
  403. }
  404. /* In the Switcher, we want the %cs segment register to use the
  405. * LGUEST_CS GDT entry: we've put that in the Host and Guest GDTs, so
  406. * it will be undisturbed when we switch. To change %cs and jump we
  407. * need this structure to feed to Intel's "lcall" instruction. */
  408. lguest_entry.offset = (long)switch_to_guest + switcher_offset();
  409. lguest_entry.segment = LGUEST_CS;
  410. /* Finally, we need to turn off "Page Global Enable". PGE is an
  411. * optimization where page table entries are specially marked to show
  412. * they never change. The Host kernel marks all the kernel pages this
  413. * way because it's always present, even when userspace is running.
  414. *
  415. * Lguest breaks this: unbeknownst to the rest of the Host kernel, we
  416. * switch to the Guest kernel. If you don't disable this on all CPUs,
  417. * you'll get really weird bugs that you'll chase for two days.
  418. *
  419. * I used to turn PGE off every time we switched to the Guest and back
  420. * on when we return, but that slowed the Switcher down noticibly. */
  421. /* We don't need the complexity of CPUs coming and going while we're
  422. * doing this. */
  423. get_online_cpus();
  424. if (cpu_has_pge) { /* We have a broader idea of "global". */
  425. /* Remember that this was originally set (for cleanup). */
  426. cpu_had_pge = 1;
  427. /* adjust_pge is a helper function which sets or unsets the PGE
  428. * bit on its CPU, depending on the argument (0 == unset). */
  429. on_each_cpu(adjust_pge, (void *)0, 0, 1);
  430. /* Turn off the feature in the global feature set. */
  431. clear_bit(X86_FEATURE_PGE, boot_cpu_data.x86_capability);
  432. }
  433. put_online_cpus();
  434. };
  435. /*:*/
  436. void __exit lguest_arch_host_fini(void)
  437. {
  438. /* If we had PGE before we started, turn it back on now. */
  439. get_online_cpus();
  440. if (cpu_had_pge) {
  441. set_bit(X86_FEATURE_PGE, boot_cpu_data.x86_capability);
  442. /* adjust_pge's argument "1" means set PGE. */
  443. on_each_cpu(adjust_pge, (void *)1, 0, 1);
  444. }
  445. put_online_cpus();
  446. }
  447. /*H:122 The i386-specific hypercalls simply farm out to the right functions. */
  448. int lguest_arch_do_hcall(struct lg_cpu *cpu, struct hcall_args *args)
  449. {
  450. switch (args->arg0) {
  451. case LHCALL_LOAD_GDT:
  452. load_guest_gdt(cpu, args->arg1, args->arg2);
  453. break;
  454. case LHCALL_LOAD_IDT_ENTRY:
  455. load_guest_idt_entry(cpu, args->arg1, args->arg2, args->arg3);
  456. break;
  457. case LHCALL_LOAD_TLS:
  458. guest_load_tls(cpu, args->arg1);
  459. break;
  460. default:
  461. /* Bad Guest. Bad! */
  462. return -EIO;
  463. }
  464. return 0;
  465. }
  466. /*H:126 i386-specific hypercall initialization: */
  467. int lguest_arch_init_hypercalls(struct lg_cpu *cpu)
  468. {
  469. u32 tsc_speed;
  470. struct lguest *lg = cpu->lg;
  471. /* The pointer to the Guest's "struct lguest_data" is the only
  472. * argument. We check that address now. */
  473. if (!lguest_address_ok(lg, cpu->hcall->arg1, sizeof(*lg->lguest_data)))
  474. return -EFAULT;
  475. /* Having checked it, we simply set lg->lguest_data to point straight
  476. * into the Launcher's memory at the right place and then use
  477. * copy_to_user/from_user from now on, instead of lgread/write. I put
  478. * this in to show that I'm not immune to writing stupid
  479. * optimizations. */
  480. lg->lguest_data = lg->mem_base + cpu->hcall->arg1;
  481. /* We insist that the Time Stamp Counter exist and doesn't change with
  482. * cpu frequency. Some devious chip manufacturers decided that TSC
  483. * changes could be handled in software. I decided that time going
  484. * backwards might be good for benchmarks, but it's bad for users.
  485. *
  486. * We also insist that the TSC be stable: the kernel detects unreliable
  487. * TSCs for its own purposes, and we use that here. */
  488. if (boot_cpu_has(X86_FEATURE_CONSTANT_TSC) && !check_tsc_unstable())
  489. tsc_speed = tsc_khz;
  490. else
  491. tsc_speed = 0;
  492. if (put_user(tsc_speed, &lg->lguest_data->tsc_khz))
  493. return -EFAULT;
  494. /* The interrupt code might not like the system call vector. */
  495. if (!check_syscall_vector(lg))
  496. kill_guest(lg, "bad syscall vector");
  497. return 0;
  498. }
  499. /*L:030 lguest_arch_setup_regs()
  500. *
  501. * Most of the Guest's registers are left alone: we used get_zeroed_page() to
  502. * allocate the structure, so they will be 0. */
  503. void lguest_arch_setup_regs(struct lg_cpu *cpu, unsigned long start)
  504. {
  505. struct lguest_regs *regs = cpu->regs;
  506. /* There are four "segment" registers which the Guest needs to boot:
  507. * The "code segment" register (cs) refers to the kernel code segment
  508. * __KERNEL_CS, and the "data", "extra" and "stack" segment registers
  509. * refer to the kernel data segment __KERNEL_DS.
  510. *
  511. * The privilege level is packed into the lower bits. The Guest runs
  512. * at privilege level 1 (GUEST_PL).*/
  513. regs->ds = regs->es = regs->ss = __KERNEL_DS|GUEST_PL;
  514. regs->cs = __KERNEL_CS|GUEST_PL;
  515. /* The "eflags" register contains miscellaneous flags. Bit 1 (0x002)
  516. * is supposed to always be "1". Bit 9 (0x200) controls whether
  517. * interrupts are enabled. We always leave interrupts enabled while
  518. * running the Guest. */
  519. regs->eflags = X86_EFLAGS_IF | 0x2;
  520. /* The "Extended Instruction Pointer" register says where the Guest is
  521. * running. */
  522. regs->eip = start;
  523. /* %esi points to our boot information, at physical address 0, so don't
  524. * touch it. */
  525. /* There are a couple of GDT entries the Guest expects when first
  526. * booting. */
  527. setup_guest_gdt(cpu);
  528. }