setup_64.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619
  1. /*
  2. *
  3. * Common boot and setup code.
  4. *
  5. * Copyright (C) 2001 PPC64 Team, IBM Corp
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version
  10. * 2 of the License, or (at your option) any later version.
  11. */
  12. #undef DEBUG
  13. #include <linux/module.h>
  14. #include <linux/string.h>
  15. #include <linux/sched.h>
  16. #include <linux/init.h>
  17. #include <linux/kernel.h>
  18. #include <linux/reboot.h>
  19. #include <linux/delay.h>
  20. #include <linux/initrd.h>
  21. #include <linux/seq_file.h>
  22. #include <linux/ioport.h>
  23. #include <linux/console.h>
  24. #include <linux/utsname.h>
  25. #include <linux/tty.h>
  26. #include <linux/root_dev.h>
  27. #include <linux/notifier.h>
  28. #include <linux/cpu.h>
  29. #include <linux/unistd.h>
  30. #include <linux/serial.h>
  31. #include <linux/serial_8250.h>
  32. #include <linux/bootmem.h>
  33. #include <linux/pci.h>
  34. #include <linux/lockdep.h>
  35. #include <linux/lmb.h>
  36. #include <asm/io.h>
  37. #include <asm/kdump.h>
  38. #include <asm/prom.h>
  39. #include <asm/processor.h>
  40. #include <asm/pgtable.h>
  41. #include <asm/smp.h>
  42. #include <asm/elf.h>
  43. #include <asm/machdep.h>
  44. #include <asm/paca.h>
  45. #include <asm/time.h>
  46. #include <asm/cputable.h>
  47. #include <asm/sections.h>
  48. #include <asm/btext.h>
  49. #include <asm/nvram.h>
  50. #include <asm/setup.h>
  51. #include <asm/system.h>
  52. #include <asm/rtas.h>
  53. #include <asm/iommu.h>
  54. #include <asm/serial.h>
  55. #include <asm/cache.h>
  56. #include <asm/page.h>
  57. #include <asm/mmu.h>
  58. #include <asm/firmware.h>
  59. #include <asm/xmon.h>
  60. #include <asm/udbg.h>
  61. #include <asm/kexec.h>
  62. #include "setup.h"
  63. #ifdef DEBUG
  64. #define DBG(fmt...) udbg_printf(fmt)
  65. #else
  66. #define DBG(fmt...)
  67. #endif
  68. int have_of = 1;
  69. int boot_cpuid = 0;
  70. u64 ppc64_pft_size;
  71. /* Pick defaults since we might want to patch instructions
  72. * before we've read this from the device tree.
  73. */
  74. struct ppc64_caches ppc64_caches = {
  75. .dline_size = 0x40,
  76. .log_dline_size = 6,
  77. .iline_size = 0x40,
  78. .log_iline_size = 6
  79. };
  80. EXPORT_SYMBOL_GPL(ppc64_caches);
  81. /*
  82. * These are used in binfmt_elf.c to put aux entries on the stack
  83. * for each elf executable being started.
  84. */
  85. int dcache_bsize;
  86. int icache_bsize;
  87. int ucache_bsize;
  88. #ifdef CONFIG_SMP
  89. static int smt_enabled_cmdline;
  90. /* Look for ibm,smt-enabled OF option */
  91. static void check_smt_enabled(void)
  92. {
  93. struct device_node *dn;
  94. const char *smt_option;
  95. /* Allow the command line to overrule the OF option */
  96. if (smt_enabled_cmdline)
  97. return;
  98. dn = of_find_node_by_path("/options");
  99. if (dn) {
  100. smt_option = of_get_property(dn, "ibm,smt-enabled", NULL);
  101. if (smt_option) {
  102. if (!strcmp(smt_option, "on"))
  103. smt_enabled_at_boot = 1;
  104. else if (!strcmp(smt_option, "off"))
  105. smt_enabled_at_boot = 0;
  106. }
  107. }
  108. }
  109. /* Look for smt-enabled= cmdline option */
  110. static int __init early_smt_enabled(char *p)
  111. {
  112. smt_enabled_cmdline = 1;
  113. if (!p)
  114. return 0;
  115. if (!strcmp(p, "on") || !strcmp(p, "1"))
  116. smt_enabled_at_boot = 1;
  117. else if (!strcmp(p, "off") || !strcmp(p, "0"))
  118. smt_enabled_at_boot = 0;
  119. return 0;
  120. }
  121. early_param("smt-enabled", early_smt_enabled);
  122. #else
  123. #define check_smt_enabled()
  124. #endif /* CONFIG_SMP */
  125. /* Put the paca pointer into r13 and SPRG3 */
  126. void __init setup_paca(int cpu)
  127. {
  128. local_paca = &paca[cpu];
  129. mtspr(SPRN_SPRG3, local_paca);
  130. }
  131. /*
  132. * Early initialization entry point. This is called by head.S
  133. * with MMU translation disabled. We rely on the "feature" of
  134. * the CPU that ignores the top 2 bits of the address in real
  135. * mode so we can access kernel globals normally provided we
  136. * only toy with things in the RMO region. From here, we do
  137. * some early parsing of the device-tree to setup out LMB
  138. * data structures, and allocate & initialize the hash table
  139. * and segment tables so we can start running with translation
  140. * enabled.
  141. *
  142. * It is this function which will call the probe() callback of
  143. * the various platform types and copy the matching one to the
  144. * global ppc_md structure. Your platform can eventually do
  145. * some very early initializations from the probe() routine, but
  146. * this is not recommended, be very careful as, for example, the
  147. * device-tree is not accessible via normal means at this point.
  148. */
  149. void __init early_setup(unsigned long dt_ptr)
  150. {
  151. /* Fill in any unititialised pacas */
  152. initialise_pacas();
  153. /* Identify CPU type */
  154. identify_cpu(0, mfspr(SPRN_PVR));
  155. /* Assume we're on cpu 0 for now. Don't write to the paca yet! */
  156. setup_paca(0);
  157. /* Enable early debugging if any specified (see udbg.h) */
  158. udbg_early_init();
  159. /* Initialize lockdep early or else spinlocks will blow */
  160. lockdep_init();
  161. DBG(" -> early_setup(), dt_ptr: 0x%lx\n", dt_ptr);
  162. /*
  163. * Do early initialization using the flattened device
  164. * tree, such as retrieving the physical memory map or
  165. * calculating/retrieving the hash table size.
  166. */
  167. early_init_devtree(__va(dt_ptr));
  168. /* Now we know the logical id of our boot cpu, setup the paca. */
  169. setup_paca(boot_cpuid);
  170. /* Fix up paca fields required for the boot cpu */
  171. get_paca()->cpu_start = 1;
  172. get_paca()->stab_real = __pa((u64)&initial_stab);
  173. get_paca()->stab_addr = (u64)&initial_stab;
  174. /* Probe the machine type */
  175. probe_machine();
  176. setup_kdump_trampoline();
  177. DBG("Found, Initializing memory management...\n");
  178. /*
  179. * Initialize the MMU Hash table and create the linear mapping
  180. * of memory. Has to be done before stab/slb initialization as
  181. * this is currently where the page size encoding is obtained
  182. */
  183. htab_initialize();
  184. /*
  185. * Initialize stab / SLB management except on iSeries
  186. */
  187. if (cpu_has_feature(CPU_FTR_SLB))
  188. slb_initialize();
  189. else if (!firmware_has_feature(FW_FEATURE_ISERIES))
  190. stab_initialize(get_paca()->stab_real);
  191. DBG(" <- early_setup()\n");
  192. }
  193. #ifdef CONFIG_SMP
  194. void early_setup_secondary(void)
  195. {
  196. struct paca_struct *lpaca = get_paca();
  197. /* Mark interrupts enabled in PACA */
  198. lpaca->soft_enabled = 0;
  199. /* Initialize hash table for that CPU */
  200. htab_initialize_secondary();
  201. /* Initialize STAB/SLB. We use a virtual address as it works
  202. * in real mode on pSeries and we want a virutal address on
  203. * iSeries anyway
  204. */
  205. if (cpu_has_feature(CPU_FTR_SLB))
  206. slb_initialize();
  207. else
  208. stab_initialize(lpaca->stab_addr);
  209. }
  210. #endif /* CONFIG_SMP */
  211. #if defined(CONFIG_SMP) || defined(CONFIG_KEXEC)
  212. void smp_release_cpus(void)
  213. {
  214. extern unsigned long __secondary_hold_spinloop;
  215. unsigned long *ptr;
  216. DBG(" -> smp_release_cpus()\n");
  217. /* All secondary cpus are spinning on a common spinloop, release them
  218. * all now so they can start to spin on their individual paca
  219. * spinloops. For non SMP kernels, the secondary cpus never get out
  220. * of the common spinloop.
  221. * This is useless but harmless on iSeries, secondaries are already
  222. * waiting on their paca spinloops. */
  223. ptr = (unsigned long *)((unsigned long)&__secondary_hold_spinloop
  224. - PHYSICAL_START);
  225. *ptr = 1;
  226. mb();
  227. DBG(" <- smp_release_cpus()\n");
  228. }
  229. #endif /* CONFIG_SMP || CONFIG_KEXEC */
  230. /*
  231. * Initialize some remaining members of the ppc64_caches and systemcfg
  232. * structures
  233. * (at least until we get rid of them completely). This is mostly some
  234. * cache informations about the CPU that will be used by cache flush
  235. * routines and/or provided to userland
  236. */
  237. static void __init initialize_cache_info(void)
  238. {
  239. struct device_node *np;
  240. unsigned long num_cpus = 0;
  241. DBG(" -> initialize_cache_info()\n");
  242. for (np = NULL; (np = of_find_node_by_type(np, "cpu"));) {
  243. num_cpus += 1;
  244. /* We're assuming *all* of the CPUs have the same
  245. * d-cache and i-cache sizes... -Peter
  246. */
  247. if ( num_cpus == 1 ) {
  248. const u32 *sizep, *lsizep;
  249. u32 size, lsize;
  250. size = 0;
  251. lsize = cur_cpu_spec->dcache_bsize;
  252. sizep = of_get_property(np, "d-cache-size", NULL);
  253. if (sizep != NULL)
  254. size = *sizep;
  255. lsizep = of_get_property(np, "d-cache-block-size", NULL);
  256. /* fallback if block size missing */
  257. if (lsizep == NULL)
  258. lsizep = of_get_property(np, "d-cache-line-size", NULL);
  259. if (lsizep != NULL)
  260. lsize = *lsizep;
  261. if (sizep == 0 || lsizep == 0)
  262. DBG("Argh, can't find dcache properties ! "
  263. "sizep: %p, lsizep: %p\n", sizep, lsizep);
  264. ppc64_caches.dsize = size;
  265. ppc64_caches.dline_size = lsize;
  266. ppc64_caches.log_dline_size = __ilog2(lsize);
  267. ppc64_caches.dlines_per_page = PAGE_SIZE / lsize;
  268. size = 0;
  269. lsize = cur_cpu_spec->icache_bsize;
  270. sizep = of_get_property(np, "i-cache-size", NULL);
  271. if (sizep != NULL)
  272. size = *sizep;
  273. lsizep = of_get_property(np, "i-cache-block-size", NULL);
  274. if (lsizep == NULL)
  275. lsizep = of_get_property(np, "i-cache-line-size", NULL);
  276. if (lsizep != NULL)
  277. lsize = *lsizep;
  278. if (sizep == 0 || lsizep == 0)
  279. DBG("Argh, can't find icache properties ! "
  280. "sizep: %p, lsizep: %p\n", sizep, lsizep);
  281. ppc64_caches.isize = size;
  282. ppc64_caches.iline_size = lsize;
  283. ppc64_caches.log_iline_size = __ilog2(lsize);
  284. ppc64_caches.ilines_per_page = PAGE_SIZE / lsize;
  285. }
  286. }
  287. DBG(" <- initialize_cache_info()\n");
  288. }
  289. /*
  290. * Do some initial setup of the system. The parameters are those which
  291. * were passed in from the bootloader.
  292. */
  293. void __init setup_system(void)
  294. {
  295. DBG(" -> setup_system()\n");
  296. /* Apply the CPUs-specific and firmware specific fixups to kernel
  297. * text (nop out sections not relevant to this CPU or this firmware)
  298. */
  299. do_feature_fixups(cur_cpu_spec->cpu_features,
  300. &__start___ftr_fixup, &__stop___ftr_fixup);
  301. do_feature_fixups(powerpc_firmware_features,
  302. &__start___fw_ftr_fixup, &__stop___fw_ftr_fixup);
  303. /*
  304. * Unflatten the device-tree passed by prom_init or kexec
  305. */
  306. unflatten_device_tree();
  307. /*
  308. * Fill the ppc64_caches & systemcfg structures with informations
  309. * retrieved from the device-tree.
  310. */
  311. initialize_cache_info();
  312. /*
  313. * Initialize irq remapping subsystem
  314. */
  315. irq_early_init();
  316. #ifdef CONFIG_PPC_RTAS
  317. /*
  318. * Initialize RTAS if available
  319. */
  320. rtas_initialize();
  321. #endif /* CONFIG_PPC_RTAS */
  322. /*
  323. * Check if we have an initrd provided via the device-tree
  324. */
  325. check_for_initrd();
  326. /*
  327. * Do some platform specific early initializations, that includes
  328. * setting up the hash table pointers. It also sets up some interrupt-mapping
  329. * related options that will be used by finish_device_tree()
  330. */
  331. if (ppc_md.init_early)
  332. ppc_md.init_early();
  333. /*
  334. * We can discover serial ports now since the above did setup the
  335. * hash table management for us, thus ioremap works. We do that early
  336. * so that further code can be debugged
  337. */
  338. find_legacy_serial_ports();
  339. /*
  340. * Register early console
  341. */
  342. register_early_udbg_console();
  343. /*
  344. * Initialize xmon
  345. */
  346. xmon_setup();
  347. check_smt_enabled();
  348. smp_setup_cpu_maps();
  349. #ifdef CONFIG_SMP
  350. /* Release secondary cpus out of their spinloops at 0x60 now that
  351. * we can map physical -> logical CPU ids
  352. */
  353. smp_release_cpus();
  354. #endif
  355. printk("Starting Linux PPC64 %s\n", init_utsname()->version);
  356. printk("-----------------------------------------------------\n");
  357. printk("ppc64_pft_size = 0x%lx\n", ppc64_pft_size);
  358. printk("physicalMemorySize = 0x%lx\n", lmb_phys_mem_size());
  359. if (ppc64_caches.dline_size != 0x80)
  360. printk("ppc64_caches.dcache_line_size = 0x%x\n",
  361. ppc64_caches.dline_size);
  362. if (ppc64_caches.iline_size != 0x80)
  363. printk("ppc64_caches.icache_line_size = 0x%x\n",
  364. ppc64_caches.iline_size);
  365. if (htab_address)
  366. printk("htab_address = 0x%p\n", htab_address);
  367. printk("htab_hash_mask = 0x%lx\n", htab_hash_mask);
  368. #if PHYSICAL_START > 0
  369. printk("physical_start = 0x%lx\n", PHYSICAL_START);
  370. #endif
  371. printk("-----------------------------------------------------\n");
  372. DBG(" <- setup_system()\n");
  373. }
  374. #ifdef CONFIG_IRQSTACKS
  375. static void __init irqstack_early_init(void)
  376. {
  377. unsigned int i;
  378. /*
  379. * interrupt stacks must be under 256MB, we cannot afford to take
  380. * SLB misses on them.
  381. */
  382. for_each_possible_cpu(i) {
  383. softirq_ctx[i] = (struct thread_info *)
  384. __va(lmb_alloc_base(THREAD_SIZE,
  385. THREAD_SIZE, 0x10000000));
  386. hardirq_ctx[i] = (struct thread_info *)
  387. __va(lmb_alloc_base(THREAD_SIZE,
  388. THREAD_SIZE, 0x10000000));
  389. }
  390. }
  391. #else
  392. #define irqstack_early_init()
  393. #endif
  394. /*
  395. * Stack space used when we detect a bad kernel stack pointer, and
  396. * early in SMP boots before relocation is enabled.
  397. */
  398. static void __init emergency_stack_init(void)
  399. {
  400. unsigned long limit;
  401. unsigned int i;
  402. /*
  403. * Emergency stacks must be under 256MB, we cannot afford to take
  404. * SLB misses on them. The ABI also requires them to be 128-byte
  405. * aligned.
  406. *
  407. * Since we use these as temporary stacks during secondary CPU
  408. * bringup, we need to get at them in real mode. This means they
  409. * must also be within the RMO region.
  410. */
  411. limit = min(0x10000000UL, lmb.rmo_size);
  412. for_each_possible_cpu(i) {
  413. unsigned long sp;
  414. sp = lmb_alloc_base(THREAD_SIZE, THREAD_SIZE, limit);
  415. sp += THREAD_SIZE;
  416. paca[i].emergency_sp = __va(sp);
  417. }
  418. }
  419. /*
  420. * Called into from start_kernel, after lock_kernel has been called.
  421. * Initializes bootmem, which is unsed to manage page allocation until
  422. * mem_init is called.
  423. */
  424. void __init setup_arch(char **cmdline_p)
  425. {
  426. ppc64_boot_msg(0x12, "Setup Arch");
  427. *cmdline_p = cmd_line;
  428. /*
  429. * Set cache line size based on type of cpu as a default.
  430. * Systems with OF can look in the properties on the cpu node(s)
  431. * for a possibly more accurate value.
  432. */
  433. dcache_bsize = ppc64_caches.dline_size;
  434. icache_bsize = ppc64_caches.iline_size;
  435. /* reboot on panic */
  436. panic_timeout = 180;
  437. if (ppc_md.panic)
  438. setup_panic();
  439. init_mm.start_code = (unsigned long)_stext;
  440. init_mm.end_code = (unsigned long) _etext;
  441. init_mm.end_data = (unsigned long) _edata;
  442. init_mm.brk = klimit;
  443. irqstack_early_init();
  444. emergency_stack_init();
  445. stabs_alloc();
  446. /* set up the bootmem stuff with available memory */
  447. do_init_bootmem();
  448. sparse_init();
  449. #ifdef CONFIG_DUMMY_CONSOLE
  450. conswitchp = &dummy_con;
  451. #endif
  452. if (ppc_md.setup_arch)
  453. ppc_md.setup_arch();
  454. paging_init();
  455. ppc64_boot_msg(0x15, "Setup Done");
  456. }
  457. /* ToDo: do something useful if ppc_md is not yet setup. */
  458. #define PPC64_LINUX_FUNCTION 0x0f000000
  459. #define PPC64_IPL_MESSAGE 0xc0000000
  460. #define PPC64_TERM_MESSAGE 0xb0000000
  461. static void ppc64_do_msg(unsigned int src, const char *msg)
  462. {
  463. if (ppc_md.progress) {
  464. char buf[128];
  465. sprintf(buf, "%08X\n", src);
  466. ppc_md.progress(buf, 0);
  467. snprintf(buf, 128, "%s", msg);
  468. ppc_md.progress(buf, 0);
  469. }
  470. }
  471. /* Print a boot progress message. */
  472. void ppc64_boot_msg(unsigned int src, const char *msg)
  473. {
  474. ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_IPL_MESSAGE|src, msg);
  475. printk("[boot]%04x %s\n", src, msg);
  476. }
  477. /* Print a termination message (print only -- does not stop the kernel) */
  478. void ppc64_terminate_msg(unsigned int src, const char *msg)
  479. {
  480. ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_TERM_MESSAGE|src, msg);
  481. printk("[terminate]%04x %s\n", src, msg);
  482. }
  483. void cpu_die(void)
  484. {
  485. if (ppc_md.cpu_die)
  486. ppc_md.cpu_die();
  487. }
  488. #ifdef CONFIG_SMP
  489. void __init setup_per_cpu_areas(void)
  490. {
  491. int i;
  492. unsigned long size;
  493. char *ptr;
  494. /* Copy section for each CPU (we discard the original) */
  495. size = ALIGN(__per_cpu_end - __per_cpu_start, PAGE_SIZE);
  496. #ifdef CONFIG_MODULES
  497. if (size < PERCPU_ENOUGH_ROOM)
  498. size = PERCPU_ENOUGH_ROOM;
  499. #endif
  500. for_each_possible_cpu(i) {
  501. ptr = alloc_bootmem_pages_node(NODE_DATA(cpu_to_node(i)), size);
  502. if (!ptr)
  503. panic("Cannot allocate cpu data for CPU %d\n", i);
  504. paca[i].data_offset = ptr - __per_cpu_start;
  505. memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start);
  506. }
  507. /* Now that per_cpu is setup, initialize cpu_sibling_map */
  508. smp_setup_cpu_sibling_map();
  509. }
  510. #endif
  511. #ifdef CONFIG_PPC_INDIRECT_IO
  512. struct ppc_pci_io ppc_pci_io;
  513. EXPORT_SYMBOL(ppc_pci_io);
  514. #endif /* CONFIG_PPC_INDIRECT_IO */