mpspec.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. #ifndef _AM_X86_MPSPEC_H
  2. #define _AM_X86_MPSPEC_H
  3. #include <asm/mpspec_def.h>
  4. #ifdef CONFIG_X86_32
  5. #include <mach_mpspec.h>
  6. extern int mp_bus_id_to_type[MAX_MP_BUSSES];
  7. extern int mp_bus_id_to_node[MAX_MP_BUSSES];
  8. extern int mp_bus_id_to_local[MAX_MP_BUSSES];
  9. extern int quad_local_to_mp_bus_id[NR_CPUS/4][4];
  10. extern unsigned int def_to_bigsmp;
  11. extern int apic_version[MAX_APICS];
  12. extern int pic_mode;
  13. #else
  14. #define MAX_MP_BUSSES 256
  15. /* Each PCI slot may be a combo card with its own bus. 4 IRQ pins per slot. */
  16. #define MAX_IRQ_SOURCES (MAX_MP_BUSSES * 4)
  17. extern DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES);
  18. #endif
  19. extern int mp_bus_id_to_pci_bus[MAX_MP_BUSSES];
  20. extern unsigned int boot_cpu_physical_apicid;
  21. extern int smp_found_config;
  22. extern int nr_ioapics;
  23. extern int mp_irq_entries;
  24. extern struct mpc_config_intsrc mp_irqs[MAX_IRQ_SOURCES];
  25. extern int mpc_default_type;
  26. extern unsigned long mp_lapic_addr;
  27. extern void find_smp_config(void);
  28. extern void get_smp_config(void);
  29. #ifdef CONFIG_ACPI
  30. extern void mp_register_lapic(u8 id, u8 enabled);
  31. extern void mp_register_lapic_address(u64 address);
  32. extern void mp_register_ioapic(u8 id, u32 address, u32 gsi_base);
  33. extern void mp_override_legacy_irq(u8 bus_irq, u8 polarity, u8 trigger,
  34. u32 gsi);
  35. extern void mp_config_acpi_legacy_irqs(void);
  36. extern int mp_register_gsi(u32 gsi, int edge_level, int active_high_low);
  37. #endif /* CONFIG_ACPI */
  38. #define PHYSID_ARRAY_SIZE BITS_TO_LONGS(MAX_APICS)
  39. struct physid_mask
  40. {
  41. unsigned long mask[PHYSID_ARRAY_SIZE];
  42. };
  43. typedef struct physid_mask physid_mask_t;
  44. #define physid_set(physid, map) set_bit(physid, (map).mask)
  45. #define physid_clear(physid, map) clear_bit(physid, (map).mask)
  46. #define physid_isset(physid, map) test_bit(physid, (map).mask)
  47. #define physid_test_and_set(physid, map) \
  48. test_and_set_bit(physid, (map).mask)
  49. #define physids_and(dst, src1, src2) \
  50. bitmap_and((dst).mask, (src1).mask, (src2).mask, MAX_APICS)
  51. #define physids_or(dst, src1, src2) \
  52. bitmap_or((dst).mask, (src1).mask, (src2).mask, MAX_APICS)
  53. #define physids_clear(map) \
  54. bitmap_zero((map).mask, MAX_APICS)
  55. #define physids_complement(dst, src) \
  56. bitmap_complement((dst).mask, (src).mask, MAX_APICS)
  57. #define physids_empty(map) \
  58. bitmap_empty((map).mask, MAX_APICS)
  59. #define physids_equal(map1, map2) \
  60. bitmap_equal((map1).mask, (map2).mask, MAX_APICS)
  61. #define physids_weight(map) \
  62. bitmap_weight((map).mask, MAX_APICS)
  63. #define physids_shift_right(d, s, n) \
  64. bitmap_shift_right((d).mask, (s).mask, n, MAX_APICS)
  65. #define physids_shift_left(d, s, n) \
  66. bitmap_shift_left((d).mask, (s).mask, n, MAX_APICS)
  67. #define physids_coerce(map) ((map).mask[0])
  68. #define physids_promote(physids) \
  69. ({ \
  70. physid_mask_t __physid_mask = PHYSID_MASK_NONE; \
  71. __physid_mask.mask[0] = physids; \
  72. __physid_mask; \
  73. })
  74. #define physid_mask_of_physid(physid) \
  75. ({ \
  76. physid_mask_t __physid_mask = PHYSID_MASK_NONE; \
  77. physid_set(physid, __physid_mask); \
  78. __physid_mask; \
  79. })
  80. #define PHYSID_MASK_ALL { {[0 ... PHYSID_ARRAY_SIZE-1] = ~0UL} }
  81. #define PHYSID_MASK_NONE { {[0 ... PHYSID_ARRAY_SIZE-1] = 0UL} }
  82. extern physid_mask_t phys_cpu_present_map;
  83. #endif