io.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452
  1. #ifndef _ASM_POWERPC_IO_H
  2. #define _ASM_POWERPC_IO_H
  3. #ifdef __KERNEL__
  4. /*
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version
  8. * 2 of the License, or (at your option) any later version.
  9. */
  10. #ifndef CONFIG_PPC64
  11. #include <asm-ppc/io.h>
  12. #else
  13. #include <linux/compiler.h>
  14. #include <asm/page.h>
  15. #include <asm/byteorder.h>
  16. #ifdef CONFIG_PPC_ISERIES
  17. #include <asm/iseries/iseries_io.h>
  18. #endif
  19. #include <asm/synch.h>
  20. #include <asm/delay.h>
  21. #include <asm-generic/iomap.h>
  22. #define __ide_mm_insw(p, a, c) _insw_ns((volatile u16 __iomem *)(p), (a), (c))
  23. #define __ide_mm_insl(p, a, c) _insl_ns((volatile u32 __iomem *)(p), (a), (c))
  24. #define __ide_mm_outsw(p, a, c) _outsw_ns((volatile u16 __iomem *)(p), (a), (c))
  25. #define __ide_mm_outsl(p, a, c) _outsl_ns((volatile u32 __iomem *)(p), (a), (c))
  26. #define SIO_CONFIG_RA 0x398
  27. #define SIO_CONFIG_RD 0x399
  28. #define SLOW_DOWN_IO
  29. extern unsigned long isa_io_base;
  30. extern unsigned long pci_io_base;
  31. #ifdef CONFIG_PPC_ISERIES
  32. /* __raw_* accessors aren't supported on iSeries */
  33. #define __raw_readb(addr) { BUG(); 0; }
  34. #define __raw_readw(addr) { BUG(); 0; }
  35. #define __raw_readl(addr) { BUG(); 0; }
  36. #define __raw_readq(addr) { BUG(); 0; }
  37. #define __raw_writeb(v, addr) { BUG(); 0; }
  38. #define __raw_writew(v, addr) { BUG(); 0; }
  39. #define __raw_writel(v, addr) { BUG(); 0; }
  40. #define __raw_writeq(v, addr) { BUG(); 0; }
  41. #define readb(addr) iSeries_Read_Byte(addr)
  42. #define readw(addr) iSeries_Read_Word(addr)
  43. #define readl(addr) iSeries_Read_Long(addr)
  44. #define writeb(data, addr) iSeries_Write_Byte((data),(addr))
  45. #define writew(data, addr) iSeries_Write_Word((data),(addr))
  46. #define writel(data, addr) iSeries_Write_Long((data),(addr))
  47. #define memset_io(a,b,c) iSeries_memset_io((a),(b),(c))
  48. #define memcpy_fromio(a,b,c) iSeries_memcpy_fromio((a), (b), (c))
  49. #define memcpy_toio(a,b,c) iSeries_memcpy_toio((a), (b), (c))
  50. #define inb(addr) readb(((void __iomem *)(long)(addr)))
  51. #define inw(addr) readw(((void __iomem *)(long)(addr)))
  52. #define inl(addr) readl(((void __iomem *)(long)(addr)))
  53. #define outb(data,addr) writeb(data,((void __iomem *)(long)(addr)))
  54. #define outw(data,addr) writew(data,((void __iomem *)(long)(addr)))
  55. #define outl(data,addr) writel(data,((void __iomem *)(long)(addr)))
  56. /*
  57. * The *_ns versions below don't do byte-swapping.
  58. * Neither do the standard versions now, these are just here
  59. * for older code.
  60. */
  61. #define insw_ns(port, buf, ns) _insw_ns((u16 __iomem *)((port)+pci_io_base), (buf), (ns))
  62. #define insl_ns(port, buf, nl) _insl_ns((u32 __iomem *)((port)+pci_io_base), (buf), (nl))
  63. #else
  64. static inline unsigned char __raw_readb(const volatile void __iomem *addr)
  65. {
  66. return *(volatile unsigned char __force *)addr;
  67. }
  68. static inline unsigned short __raw_readw(const volatile void __iomem *addr)
  69. {
  70. return *(volatile unsigned short __force *)addr;
  71. }
  72. static inline unsigned int __raw_readl(const volatile void __iomem *addr)
  73. {
  74. return *(volatile unsigned int __force *)addr;
  75. }
  76. static inline unsigned long __raw_readq(const volatile void __iomem *addr)
  77. {
  78. return *(volatile unsigned long __force *)addr;
  79. }
  80. static inline void __raw_writeb(unsigned char v, volatile void __iomem *addr)
  81. {
  82. *(volatile unsigned char __force *)addr = v;
  83. }
  84. static inline void __raw_writew(unsigned short v, volatile void __iomem *addr)
  85. {
  86. *(volatile unsigned short __force *)addr = v;
  87. }
  88. static inline void __raw_writel(unsigned int v, volatile void __iomem *addr)
  89. {
  90. *(volatile unsigned int __force *)addr = v;
  91. }
  92. static inline void __raw_writeq(unsigned long v, volatile void __iomem *addr)
  93. {
  94. *(volatile unsigned long __force *)addr = v;
  95. }
  96. #define readb(addr) eeh_readb(addr)
  97. #define readw(addr) eeh_readw(addr)
  98. #define readl(addr) eeh_readl(addr)
  99. #define readq(addr) eeh_readq(addr)
  100. #define writeb(data, addr) eeh_writeb((data), (addr))
  101. #define writew(data, addr) eeh_writew((data), (addr))
  102. #define writel(data, addr) eeh_writel((data), (addr))
  103. #define writeq(data, addr) eeh_writeq((data), (addr))
  104. #define memset_io(a,b,c) eeh_memset_io((a),(b),(c))
  105. #define memcpy_fromio(a,b,c) eeh_memcpy_fromio((a),(b),(c))
  106. #define memcpy_toio(a,b,c) eeh_memcpy_toio((a),(b),(c))
  107. #define inb(port) eeh_inb((unsigned long)port)
  108. #define outb(val, port) eeh_outb(val, (unsigned long)port)
  109. #define inw(port) eeh_inw((unsigned long)port)
  110. #define outw(val, port) eeh_outw(val, (unsigned long)port)
  111. #define inl(port) eeh_inl((unsigned long)port)
  112. #define outl(val, port) eeh_outl(val, (unsigned long)port)
  113. /*
  114. * The insw/outsw/insl/outsl macros don't do byte-swapping.
  115. * They are only used in practice for transferring buffers which
  116. * are arrays of bytes, and byte-swapping is not appropriate in
  117. * that case. - paulus */
  118. #define insb(port, buf, ns) eeh_insb((port), (buf), (ns))
  119. #define insw(port, buf, ns) eeh_insw_ns((port), (buf), (ns))
  120. #define insl(port, buf, nl) eeh_insl_ns((port), (buf), (nl))
  121. #define insw_ns(port, buf, ns) eeh_insw_ns((port), (buf), (ns))
  122. #define insl_ns(port, buf, nl) eeh_insl_ns((port), (buf), (nl))
  123. #define outsb(port, buf, ns) _outsb((u8 __iomem *)((port)+pci_io_base), (buf), (ns))
  124. #define outsw(port, buf, ns) _outsw_ns((u16 __iomem *)((port)+pci_io_base), (buf), (ns))
  125. #define outsl(port, buf, nl) _outsl_ns((u32 __iomem *)((port)+pci_io_base), (buf), (nl))
  126. #endif
  127. #define readb_relaxed(addr) readb(addr)
  128. #define readw_relaxed(addr) readw(addr)
  129. #define readl_relaxed(addr) readl(addr)
  130. #define readq_relaxed(addr) readq(addr)
  131. extern void _insb(volatile u8 __iomem *port, void *buf, int ns);
  132. extern void _outsb(volatile u8 __iomem *port, const void *buf, int ns);
  133. extern void _insw(volatile u16 __iomem *port, void *buf, int ns);
  134. extern void _outsw(volatile u16 __iomem *port, const void *buf, int ns);
  135. extern void _insl(volatile u32 __iomem *port, void *buf, int nl);
  136. extern void _outsl(volatile u32 __iomem *port, const void *buf, int nl);
  137. extern void _insw_ns(volatile u16 __iomem *port, void *buf, int ns);
  138. extern void _outsw_ns(volatile u16 __iomem *port, const void *buf, int ns);
  139. extern void _insl_ns(volatile u32 __iomem *port, void *buf, int nl);
  140. extern void _outsl_ns(volatile u32 __iomem *port, const void *buf, int nl);
  141. #define mmiowb()
  142. /*
  143. * output pause versions need a delay at least for the
  144. * w83c105 ide controller in a p610.
  145. */
  146. #define inb_p(port) inb(port)
  147. #define outb_p(val, port) (udelay(1), outb((val), (port)))
  148. #define inw_p(port) inw(port)
  149. #define outw_p(val, port) (udelay(1), outw((val), (port)))
  150. #define inl_p(port) inl(port)
  151. #define outl_p(val, port) (udelay(1), outl((val), (port)))
  152. /*
  153. * The *_ns versions below don't do byte-swapping.
  154. * Neither do the standard versions now, these are just here
  155. * for older code.
  156. */
  157. #define outsw_ns(port, buf, ns) _outsw_ns((u16 __iomem *)((port)+pci_io_base), (buf), (ns))
  158. #define outsl_ns(port, buf, nl) _outsl_ns((u32 __iomem *)((port)+pci_io_base), (buf), (nl))
  159. #define IO_SPACE_LIMIT ~(0UL)
  160. extern int __ioremap_explicit(unsigned long p_addr, unsigned long v_addr,
  161. unsigned long size, unsigned long flags);
  162. extern void __iomem *__ioremap(unsigned long address, unsigned long size,
  163. unsigned long flags);
  164. /**
  165. * ioremap - map bus memory into CPU space
  166. * @address: bus address of the memory
  167. * @size: size of the resource to map
  168. *
  169. * ioremap performs a platform specific sequence of operations to
  170. * make bus memory CPU accessible via the readb/readw/readl/writeb/
  171. * writew/writel functions and the other mmio helpers. The returned
  172. * address is not guaranteed to be usable directly as a virtual
  173. * address.
  174. */
  175. extern void __iomem *ioremap(unsigned long address, unsigned long size);
  176. #define ioremap_nocache(addr, size) ioremap((addr), (size))
  177. extern int iounmap_explicit(volatile void __iomem *addr, unsigned long size);
  178. extern void iounmap(volatile void __iomem *addr);
  179. extern void __iomem * reserve_phb_iospace(unsigned long size);
  180. /**
  181. * virt_to_phys - map virtual addresses to physical
  182. * @address: address to remap
  183. *
  184. * The returned physical address is the physical (CPU) mapping for
  185. * the memory address given. It is only valid to use this function on
  186. * addresses directly mapped or allocated via kmalloc.
  187. *
  188. * This function does not give bus mappings for DMA transfers. In
  189. * almost all conceivable cases a device driver should not be using
  190. * this function
  191. */
  192. static inline unsigned long virt_to_phys(volatile void * address)
  193. {
  194. return __pa((unsigned long)address);
  195. }
  196. /**
  197. * phys_to_virt - map physical address to virtual
  198. * @address: address to remap
  199. *
  200. * The returned virtual address is a current CPU mapping for
  201. * the memory address given. It is only valid to use this function on
  202. * addresses that have a kernel mapping
  203. *
  204. * This function does not handle bus mappings for DMA transfers. In
  205. * almost all conceivable cases a device driver should not be using
  206. * this function
  207. */
  208. static inline void * phys_to_virt(unsigned long address)
  209. {
  210. return (void *)__va(address);
  211. }
  212. /*
  213. * Change "struct page" to physical address.
  214. */
  215. #define page_to_phys(page) (page_to_pfn(page) << PAGE_SHIFT)
  216. /* We do NOT want virtual merging, it would put too much pressure on
  217. * our iommu allocator. Instead, we want drivers to be smart enough
  218. * to coalesce sglists that happen to have been mapped in a contiguous
  219. * way by the iommu
  220. */
  221. #define BIO_VMERGE_BOUNDARY 0
  222. static inline void iosync(void)
  223. {
  224. __asm__ __volatile__ ("sync" : : : "memory");
  225. }
  226. /* Enforce in-order execution of data I/O.
  227. * No distinction between read/write on PPC; use eieio for all three.
  228. */
  229. #define iobarrier_rw() eieio()
  230. #define iobarrier_r() eieio()
  231. #define iobarrier_w() eieio()
  232. /*
  233. * 8, 16 and 32 bit, big and little endian I/O operations, with barrier.
  234. * These routines do not perform EEH-related I/O address translation,
  235. * and should not be used directly by device drivers. Use inb/readb
  236. * instead.
  237. */
  238. static inline int in_8(const volatile unsigned char __iomem *addr)
  239. {
  240. int ret;
  241. __asm__ __volatile__("lbz%U1%X1 %0,%1; twi 0,%0,0; isync"
  242. : "=r" (ret) : "m" (*addr));
  243. return ret;
  244. }
  245. static inline void out_8(volatile unsigned char __iomem *addr, int val)
  246. {
  247. __asm__ __volatile__("stb%U0%X0 %1,%0; sync"
  248. : "=m" (*addr) : "r" (val));
  249. }
  250. static inline int in_le16(const volatile unsigned short __iomem *addr)
  251. {
  252. int ret;
  253. __asm__ __volatile__("lhbrx %0,0,%1; twi 0,%0,0; isync"
  254. : "=r" (ret) : "r" (addr), "m" (*addr));
  255. return ret;
  256. }
  257. static inline int in_be16(const volatile unsigned short __iomem *addr)
  258. {
  259. int ret;
  260. __asm__ __volatile__("lhz%U1%X1 %0,%1; twi 0,%0,0; isync"
  261. : "=r" (ret) : "m" (*addr));
  262. return ret;
  263. }
  264. static inline void out_le16(volatile unsigned short __iomem *addr, int val)
  265. {
  266. __asm__ __volatile__("sthbrx %1,0,%2; sync"
  267. : "=m" (*addr) : "r" (val), "r" (addr));
  268. }
  269. static inline void out_be16(volatile unsigned short __iomem *addr, int val)
  270. {
  271. __asm__ __volatile__("sth%U0%X0 %1,%0; sync"
  272. : "=m" (*addr) : "r" (val));
  273. }
  274. static inline unsigned in_le32(const volatile unsigned __iomem *addr)
  275. {
  276. unsigned ret;
  277. __asm__ __volatile__("lwbrx %0,0,%1; twi 0,%0,0; isync"
  278. : "=r" (ret) : "r" (addr), "m" (*addr));
  279. return ret;
  280. }
  281. static inline unsigned in_be32(const volatile unsigned __iomem *addr)
  282. {
  283. unsigned ret;
  284. __asm__ __volatile__("lwz%U1%X1 %0,%1; twi 0,%0,0; isync"
  285. : "=r" (ret) : "m" (*addr));
  286. return ret;
  287. }
  288. static inline void out_le32(volatile unsigned __iomem *addr, int val)
  289. {
  290. __asm__ __volatile__("stwbrx %1,0,%2; sync" : "=m" (*addr)
  291. : "r" (val), "r" (addr));
  292. }
  293. static inline void out_be32(volatile unsigned __iomem *addr, int val)
  294. {
  295. __asm__ __volatile__("stw%U0%X0 %1,%0; sync"
  296. : "=m" (*addr) : "r" (val));
  297. }
  298. static inline unsigned long in_le64(const volatile unsigned long __iomem *addr)
  299. {
  300. unsigned long tmp, ret;
  301. __asm__ __volatile__(
  302. "ld %1,0(%2)\n"
  303. "twi 0,%1,0\n"
  304. "isync\n"
  305. "rldimi %0,%1,5*8,1*8\n"
  306. "rldimi %0,%1,3*8,2*8\n"
  307. "rldimi %0,%1,1*8,3*8\n"
  308. "rldimi %0,%1,7*8,4*8\n"
  309. "rldicl %1,%1,32,0\n"
  310. "rlwimi %0,%1,8,8,31\n"
  311. "rlwimi %0,%1,24,16,23\n"
  312. : "=r" (ret) , "=r" (tmp) : "b" (addr) , "m" (*addr));
  313. return ret;
  314. }
  315. static inline unsigned long in_be64(const volatile unsigned long __iomem *addr)
  316. {
  317. unsigned long ret;
  318. __asm__ __volatile__("ld%U1%X1 %0,%1; twi 0,%0,0; isync"
  319. : "=r" (ret) : "m" (*addr));
  320. return ret;
  321. }
  322. static inline void out_le64(volatile unsigned long __iomem *addr, unsigned long val)
  323. {
  324. unsigned long tmp;
  325. __asm__ __volatile__(
  326. "rldimi %0,%1,5*8,1*8\n"
  327. "rldimi %0,%1,3*8,2*8\n"
  328. "rldimi %0,%1,1*8,3*8\n"
  329. "rldimi %0,%1,7*8,4*8\n"
  330. "rldicl %1,%1,32,0\n"
  331. "rlwimi %0,%1,8,8,31\n"
  332. "rlwimi %0,%1,24,16,23\n"
  333. "std %0,0(%3)\n"
  334. "sync"
  335. : "=&r" (tmp) , "=&r" (val) : "1" (val) , "b" (addr) , "m" (*addr));
  336. }
  337. static inline void out_be64(volatile unsigned long __iomem *addr, unsigned long val)
  338. {
  339. __asm__ __volatile__("std%U0%X0 %1,%0; sync" : "=m" (*addr) : "r" (val));
  340. }
  341. #ifndef CONFIG_PPC_ISERIES
  342. #include <asm/eeh.h>
  343. #endif
  344. /**
  345. * check_signature - find BIOS signatures
  346. * @io_addr: mmio address to check
  347. * @signature: signature block
  348. * @length: length of signature
  349. *
  350. * Perform a signature comparison with the mmio address io_addr. This
  351. * address should have been obtained by ioremap.
  352. * Returns 1 on a match.
  353. */
  354. static inline int check_signature(const volatile void __iomem * io_addr,
  355. const unsigned char *signature, int length)
  356. {
  357. int retval = 0;
  358. #ifndef CONFIG_PPC_ISERIES
  359. do {
  360. if (readb(io_addr) != *signature)
  361. goto out;
  362. io_addr++;
  363. signature++;
  364. length--;
  365. } while (length);
  366. retval = 1;
  367. out:
  368. #endif
  369. return retval;
  370. }
  371. /* Nothing to do */
  372. #define dma_cache_inv(_start,_size) do { } while (0)
  373. #define dma_cache_wback(_start,_size) do { } while (0)
  374. #define dma_cache_wback_inv(_start,_size) do { } while (0)
  375. /* Check of existence of legacy devices */
  376. extern int check_legacy_ioport(unsigned long base_port);
  377. /*
  378. * Convert a physical pointer to a virtual kernel pointer for /dev/mem
  379. * access
  380. */
  381. #define xlate_dev_mem_ptr(p) __va(p)
  382. /*
  383. * Convert a virtual cached pointer to an uncached pointer
  384. */
  385. #define xlate_dev_kmem_ptr(p) p
  386. #endif /* __KERNEL__ */
  387. #endif /* CONFIG_PPC64 */
  388. #endif /* _ASM_POWERPC_IO_H */