phy_common.h 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432
  1. #ifndef LINUX_B43_PHY_COMMON_H_
  2. #define LINUX_B43_PHY_COMMON_H_
  3. #include <linux/types.h>
  4. struct b43_wldev;
  5. /* Complex number using 2 32-bit signed integers */
  6. struct b43_c32 { s32 i, q; };
  7. #define CORDIC_CONVERT(value) (((value) >= 0) ? \
  8. ((((value) >> 15) + 1) >> 1) : \
  9. -((((-(value)) >> 15) + 1) >> 1))
  10. /* PHY register routing bits */
  11. #define B43_PHYROUTE 0x0C00 /* PHY register routing bits mask */
  12. #define B43_PHYROUTE_BASE 0x0000 /* Base registers */
  13. #define B43_PHYROUTE_OFDM_GPHY 0x0400 /* OFDM register routing for G-PHYs */
  14. #define B43_PHYROUTE_EXT_GPHY 0x0800 /* Extended G-PHY registers */
  15. #define B43_PHYROUTE_N_BMODE 0x0C00 /* N-PHY BMODE registers */
  16. /* CCK (B-PHY) registers. */
  17. #define B43_PHY_CCK(reg) ((reg) | B43_PHYROUTE_BASE)
  18. /* N-PHY registers. */
  19. #define B43_PHY_N(reg) ((reg) | B43_PHYROUTE_BASE)
  20. /* N-PHY BMODE registers. */
  21. #define B43_PHY_N_BMODE(reg) ((reg) | B43_PHYROUTE_N_BMODE)
  22. /* OFDM (A-PHY) registers. */
  23. #define B43_PHY_OFDM(reg) ((reg) | B43_PHYROUTE_OFDM_GPHY)
  24. /* Extended G-PHY registers. */
  25. #define B43_PHY_EXTG(reg) ((reg) | B43_PHYROUTE_EXT_GPHY)
  26. /* Masks for the PHY versioning registers. */
  27. #define B43_PHYVER_ANALOG 0xF000
  28. #define B43_PHYVER_ANALOG_SHIFT 12
  29. #define B43_PHYVER_TYPE 0x0F00
  30. #define B43_PHYVER_TYPE_SHIFT 8
  31. #define B43_PHYVER_VERSION 0x00FF
  32. /**
  33. * enum b43_interference_mitigation - Interference Mitigation mode
  34. *
  35. * @B43_INTERFMODE_NONE: Disabled
  36. * @B43_INTERFMODE_NONWLAN: Non-WLAN Interference Mitigation
  37. * @B43_INTERFMODE_MANUALWLAN: WLAN Interference Mitigation
  38. * @B43_INTERFMODE_AUTOWLAN: Automatic WLAN Interference Mitigation
  39. */
  40. enum b43_interference_mitigation {
  41. B43_INTERFMODE_NONE,
  42. B43_INTERFMODE_NONWLAN,
  43. B43_INTERFMODE_MANUALWLAN,
  44. B43_INTERFMODE_AUTOWLAN,
  45. };
  46. /* Antenna identifiers */
  47. enum {
  48. B43_ANTENNA0 = 0, /* Antenna 0 */
  49. B43_ANTENNA1 = 1, /* Antenna 1 */
  50. B43_ANTENNA_AUTO0 = 2, /* Automatic, starting with antenna 0 */
  51. B43_ANTENNA_AUTO1 = 3, /* Automatic, starting with antenna 1 */
  52. B43_ANTENNA2 = 4,
  53. B43_ANTENNA3 = 8,
  54. B43_ANTENNA_AUTO = B43_ANTENNA_AUTO0,
  55. B43_ANTENNA_DEFAULT = B43_ANTENNA_AUTO,
  56. };
  57. /**
  58. * enum b43_txpwr_result - Return value for the recalc_txpower PHY op.
  59. *
  60. * @B43_TXPWR_RES_NEED_ADJUST: Values changed. Hardware adjustment is needed.
  61. * @B43_TXPWR_RES_DONE: No more work to do. Everything is done.
  62. */
  63. enum b43_txpwr_result {
  64. B43_TXPWR_RES_NEED_ADJUST,
  65. B43_TXPWR_RES_DONE,
  66. };
  67. /**
  68. * struct b43_phy_operations - Function pointers for PHY ops.
  69. *
  70. * @allocate: Allocate and initialise the PHY data structures.
  71. * Must not be NULL.
  72. * @free: Destroy and free the PHY data structures.
  73. * Must not be NULL.
  74. *
  75. * @prepare_structs: Prepare the PHY data structures.
  76. * The data structures allocated in @allocate are
  77. * initialized here.
  78. * Must not be NULL.
  79. * @prepare_hardware: Prepare the PHY. This is called before b43_chip_init to
  80. * do some early early PHY hardware init.
  81. * Can be NULL, if not required.
  82. * @init: Initialize the PHY.
  83. * Must not be NULL.
  84. * @exit: Shutdown the PHY.
  85. * Can be NULL, if not required.
  86. *
  87. * @phy_read: Read from a PHY register.
  88. * Must not be NULL.
  89. * @phy_write: Write to a PHY register.
  90. * Must not be NULL.
  91. * @phy_maskset: Maskset a PHY register, taking shortcuts.
  92. * If it is NULL, a generic algorithm is used.
  93. * @radio_read: Read from a Radio register.
  94. * Must not be NULL.
  95. * @radio_write: Write to a Radio register.
  96. * Must not be NULL.
  97. *
  98. * @supports_hwpctl: Returns a boolean whether Hardware Power Control
  99. * is supported or not.
  100. * If NULL, hwpctl is assumed to be never supported.
  101. * @software_rfkill: Turn the radio ON or OFF.
  102. * Possible state values are
  103. * RFKILL_STATE_SOFT_BLOCKED or
  104. * RFKILL_STATE_UNBLOCKED
  105. * Must not be NULL.
  106. * @switch_analog: Turn the Analog on/off.
  107. * Must not be NULL.
  108. * @switch_channel: Switch the radio to another channel.
  109. * Must not be NULL.
  110. * @get_default_chan: Just returns the default channel number.
  111. * Must not be NULL.
  112. * @set_rx_antenna: Set the antenna used for RX.
  113. * Can be NULL, if not supported.
  114. * @interf_mitigation: Switch the Interference Mitigation mode.
  115. * Can be NULL, if not supported.
  116. *
  117. * @recalc_txpower: Recalculate the transmission power parameters.
  118. * This callback has to recalculate the TX power settings,
  119. * but does not need to write them to the hardware, yet.
  120. * Returns enum b43_txpwr_result to indicate whether the hardware
  121. * needs to be adjusted.
  122. * If B43_TXPWR_NEED_ADJUST is returned, @adjust_txpower
  123. * will be called later.
  124. * If the parameter "ignore_tssi" is true, the TSSI values should
  125. * be ignored and a recalculation of the power settings should be
  126. * done even if the TSSI values did not change.
  127. * This function may sleep, but should not.
  128. * Must not be NULL.
  129. * @adjust_txpower: Write the previously calculated TX power settings
  130. * (from @recalc_txpower) to the hardware.
  131. * This function may sleep.
  132. * Can be NULL, if (and ONLY if) @recalc_txpower _always_
  133. * returns B43_TXPWR_RES_DONE.
  134. *
  135. * @pwork_15sec: Periodic work. Called every 15 seconds.
  136. * Can be NULL, if not required.
  137. * @pwork_60sec: Periodic work. Called every 60 seconds.
  138. * Can be NULL, if not required.
  139. */
  140. struct b43_phy_operations {
  141. /* Initialisation */
  142. int (*allocate)(struct b43_wldev *dev);
  143. void (*free)(struct b43_wldev *dev);
  144. void (*prepare_structs)(struct b43_wldev *dev);
  145. int (*prepare_hardware)(struct b43_wldev *dev);
  146. int (*init)(struct b43_wldev *dev);
  147. void (*exit)(struct b43_wldev *dev);
  148. /* Register access */
  149. u16 (*phy_read)(struct b43_wldev *dev, u16 reg);
  150. void (*phy_write)(struct b43_wldev *dev, u16 reg, u16 value);
  151. void (*phy_maskset)(struct b43_wldev *dev, u16 reg, u16 mask, u16 set);
  152. u16 (*radio_read)(struct b43_wldev *dev, u16 reg);
  153. void (*radio_write)(struct b43_wldev *dev, u16 reg, u16 value);
  154. /* Radio */
  155. bool (*supports_hwpctl)(struct b43_wldev *dev);
  156. void (*software_rfkill)(struct b43_wldev *dev, bool blocked);
  157. void (*switch_analog)(struct b43_wldev *dev, bool on);
  158. int (*switch_channel)(struct b43_wldev *dev, unsigned int new_channel);
  159. unsigned int (*get_default_chan)(struct b43_wldev *dev);
  160. void (*set_rx_antenna)(struct b43_wldev *dev, int antenna);
  161. int (*interf_mitigation)(struct b43_wldev *dev,
  162. enum b43_interference_mitigation new_mode);
  163. /* Transmission power adjustment */
  164. enum b43_txpwr_result (*recalc_txpower)(struct b43_wldev *dev,
  165. bool ignore_tssi);
  166. void (*adjust_txpower)(struct b43_wldev *dev);
  167. /* Misc */
  168. void (*pwork_15sec)(struct b43_wldev *dev);
  169. void (*pwork_60sec)(struct b43_wldev *dev);
  170. };
  171. struct b43_phy_a;
  172. struct b43_phy_g;
  173. struct b43_phy_n;
  174. struct b43_phy_lp;
  175. struct b43_phy {
  176. /* Hardware operation callbacks. */
  177. const struct b43_phy_operations *ops;
  178. /* Most hardware context information is stored in the standard-
  179. * specific data structures pointed to by the pointers below.
  180. * Only one of them is valid (the currently enabled PHY). */
  181. #ifdef CONFIG_B43_DEBUG
  182. /* No union for debug build to force NULL derefs in buggy code. */
  183. struct {
  184. #else
  185. union {
  186. #endif
  187. /* A-PHY specific information */
  188. struct b43_phy_a *a;
  189. /* G-PHY specific information */
  190. struct b43_phy_g *g;
  191. /* N-PHY specific information */
  192. struct b43_phy_n *n;
  193. /* LP-PHY specific information */
  194. struct b43_phy_lp *lp;
  195. };
  196. /* Band support flags. */
  197. bool supports_2ghz;
  198. bool supports_5ghz;
  199. /* HT info */
  200. bool is_40mhz;
  201. /* GMODE bit enabled? */
  202. bool gmode;
  203. /* Analog Type */
  204. u8 analog;
  205. /* B43_PHYTYPE_ */
  206. u8 type;
  207. /* PHY revision number. */
  208. u8 rev;
  209. /* Radio versioning */
  210. u16 radio_manuf; /* Radio manufacturer */
  211. u16 radio_ver; /* Radio version */
  212. u8 radio_rev; /* Radio revision */
  213. /* Software state of the radio */
  214. bool radio_on;
  215. /* Desired TX power level (in dBm).
  216. * This is set by the user and adjusted in b43_phy_xmitpower(). */
  217. int desired_txpower;
  218. /* Hardware Power Control enabled? */
  219. bool hardware_power_control;
  220. /* The time (in absolute jiffies) when the next TX power output
  221. * check is needed. */
  222. unsigned long next_txpwr_check_time;
  223. /* current channel */
  224. unsigned int channel;
  225. /* PHY TX errors counter. */
  226. atomic_t txerr_cnt;
  227. #ifdef CONFIG_B43_DEBUG
  228. /* PHY registers locked (w.r.t. firmware) */
  229. bool phy_locked;
  230. /* Radio registers locked (w.r.t. firmware) */
  231. bool radio_locked;
  232. #endif /* B43_DEBUG */
  233. };
  234. /**
  235. * b43_phy_allocate - Allocate PHY structs
  236. * Allocate the PHY data structures, based on the current dev->phy.type
  237. */
  238. int b43_phy_allocate(struct b43_wldev *dev);
  239. /**
  240. * b43_phy_free - Free PHY structs
  241. */
  242. void b43_phy_free(struct b43_wldev *dev);
  243. /**
  244. * b43_phy_init - Initialise the PHY
  245. */
  246. int b43_phy_init(struct b43_wldev *dev);
  247. /**
  248. * b43_phy_exit - Cleanup PHY
  249. */
  250. void b43_phy_exit(struct b43_wldev *dev);
  251. /**
  252. * b43_has_hardware_pctl - Hardware Power Control supported?
  253. * Returns a boolean, whether hardware power control is supported.
  254. */
  255. bool b43_has_hardware_pctl(struct b43_wldev *dev);
  256. /**
  257. * b43_phy_read - 16bit PHY register read access
  258. */
  259. u16 b43_phy_read(struct b43_wldev *dev, u16 reg);
  260. /**
  261. * b43_phy_write - 16bit PHY register write access
  262. */
  263. void b43_phy_write(struct b43_wldev *dev, u16 reg, u16 value);
  264. /**
  265. * b43_phy_copy - copy contents of 16bit PHY register to another
  266. */
  267. void b43_phy_copy(struct b43_wldev *dev, u16 destreg, u16 srcreg);
  268. /**
  269. * b43_phy_mask - Mask a PHY register with a mask
  270. */
  271. void b43_phy_mask(struct b43_wldev *dev, u16 offset, u16 mask);
  272. /**
  273. * b43_phy_set - OR a PHY register with a bitmap
  274. */
  275. void b43_phy_set(struct b43_wldev *dev, u16 offset, u16 set);
  276. /**
  277. * b43_phy_maskset - Mask and OR a PHY register with a mask and bitmap
  278. */
  279. void b43_phy_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set);
  280. /**
  281. * b43_radio_read - 16bit Radio register read access
  282. */
  283. u16 b43_radio_read(struct b43_wldev *dev, u16 reg);
  284. #define b43_radio_read16 b43_radio_read /* DEPRECATED */
  285. /**
  286. * b43_radio_write - 16bit Radio register write access
  287. */
  288. void b43_radio_write(struct b43_wldev *dev, u16 reg, u16 value);
  289. #define b43_radio_write16 b43_radio_write /* DEPRECATED */
  290. /**
  291. * b43_radio_mask - Mask a 16bit radio register with a mask
  292. */
  293. void b43_radio_mask(struct b43_wldev *dev, u16 offset, u16 mask);
  294. /**
  295. * b43_radio_set - OR a 16bit radio register with a bitmap
  296. */
  297. void b43_radio_set(struct b43_wldev *dev, u16 offset, u16 set);
  298. /**
  299. * b43_radio_maskset - Mask and OR a radio register with a mask and bitmap
  300. */
  301. void b43_radio_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set);
  302. /**
  303. * b43_radio_lock - Lock firmware radio register access
  304. */
  305. void b43_radio_lock(struct b43_wldev *dev);
  306. /**
  307. * b43_radio_unlock - Unlock firmware radio register access
  308. */
  309. void b43_radio_unlock(struct b43_wldev *dev);
  310. /**
  311. * b43_phy_lock - Lock firmware PHY register access
  312. */
  313. void b43_phy_lock(struct b43_wldev *dev);
  314. /**
  315. * b43_phy_unlock - Unlock firmware PHY register access
  316. */
  317. void b43_phy_unlock(struct b43_wldev *dev);
  318. /**
  319. * b43_switch_channel - Switch to another channel
  320. */
  321. int b43_switch_channel(struct b43_wldev *dev, unsigned int new_channel);
  322. /**
  323. * B43_DEFAULT_CHANNEL - Switch to the default channel.
  324. */
  325. #define B43_DEFAULT_CHANNEL UINT_MAX
  326. /**
  327. * b43_software_rfkill - Turn the radio ON or OFF in software.
  328. */
  329. void b43_software_rfkill(struct b43_wldev *dev, bool blocked);
  330. /**
  331. * b43_phy_txpower_check - Check TX power output.
  332. *
  333. * Compare the current TX power output to the desired power emission
  334. * and schedule an adjustment in case it mismatches.
  335. *
  336. * @flags: OR'ed enum b43_phy_txpower_check_flags flags.
  337. * See the docs below.
  338. */
  339. void b43_phy_txpower_check(struct b43_wldev *dev, unsigned int flags);
  340. /**
  341. * enum b43_phy_txpower_check_flags - Flags for b43_phy_txpower_check()
  342. *
  343. * @B43_TXPWR_IGNORE_TIME: Ignore the schedule time and force-redo
  344. * the check now.
  345. * @B43_TXPWR_IGNORE_TSSI: Redo the recalculation, even if the average
  346. * TSSI did not change.
  347. */
  348. enum b43_phy_txpower_check_flags {
  349. B43_TXPWR_IGNORE_TIME = (1 << 0),
  350. B43_TXPWR_IGNORE_TSSI = (1 << 1),
  351. };
  352. struct work_struct;
  353. void b43_phy_txpower_adjust_work(struct work_struct *work);
  354. /**
  355. * b43_phy_shm_tssi_read - Read the average of the last 4 TSSI from SHM.
  356. *
  357. * @shm_offset: The SHM address to read the values from.
  358. *
  359. * Returns the average of the 4 TSSI values, or a negative error code.
  360. */
  361. int b43_phy_shm_tssi_read(struct b43_wldev *dev, u16 shm_offset);
  362. /**
  363. * b43_phy_switch_analog_generic - Generic PHY operation for switching the Analog.
  364. *
  365. * It does the switching based on the PHY0 core register.
  366. * Do _not_ call this directly. Only use it as a switch_analog callback
  367. * for struct b43_phy_operations.
  368. */
  369. void b43_phyop_switch_analog_generic(struct b43_wldev *dev, bool on);
  370. struct b43_c32 b43_cordic(int theta);
  371. #endif /* LINUX_B43_PHY_COMMON_H_ */