i915_debugfs.c 57 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  21. * IN THE SOFTWARE.
  22. *
  23. * Authors:
  24. * Eric Anholt <eric@anholt.net>
  25. * Keith Packard <keithp@keithp.com>
  26. *
  27. */
  28. #include <linux/seq_file.h>
  29. #include <linux/debugfs.h>
  30. #include <linux/slab.h>
  31. #include <linux/export.h>
  32. #include <drm/drmP.h>
  33. #include "intel_drv.h"
  34. #include "intel_ringbuffer.h"
  35. #include <drm/i915_drm.h>
  36. #include "i915_drv.h"
  37. #define DRM_I915_RING_DEBUG 1
  38. #if defined(CONFIG_DEBUG_FS)
  39. enum {
  40. ACTIVE_LIST,
  41. INACTIVE_LIST,
  42. PINNED_LIST,
  43. };
  44. static const char *yesno(int v)
  45. {
  46. return v ? "yes" : "no";
  47. }
  48. static int i915_capabilities(struct seq_file *m, void *data)
  49. {
  50. struct drm_info_node *node = (struct drm_info_node *) m->private;
  51. struct drm_device *dev = node->minor->dev;
  52. const struct intel_device_info *info = INTEL_INFO(dev);
  53. seq_printf(m, "gen: %d\n", info->gen);
  54. seq_printf(m, "pch: %d\n", INTEL_PCH_TYPE(dev));
  55. #define DEV_INFO_FLAG(x) seq_printf(m, #x ": %s\n", yesno(info->x))
  56. #define DEV_INFO_SEP ;
  57. DEV_INFO_FLAGS;
  58. #undef DEV_INFO_FLAG
  59. #undef DEV_INFO_SEP
  60. return 0;
  61. }
  62. static const char *get_pin_flag(struct drm_i915_gem_object *obj)
  63. {
  64. if (obj->user_pin_count > 0)
  65. return "P";
  66. else if (obj->pin_count > 0)
  67. return "p";
  68. else
  69. return " ";
  70. }
  71. static const char *get_tiling_flag(struct drm_i915_gem_object *obj)
  72. {
  73. switch (obj->tiling_mode) {
  74. default:
  75. case I915_TILING_NONE: return " ";
  76. case I915_TILING_X: return "X";
  77. case I915_TILING_Y: return "Y";
  78. }
  79. }
  80. static const char *cache_level_str(int type)
  81. {
  82. switch (type) {
  83. case I915_CACHE_NONE: return " uncached";
  84. case I915_CACHE_LLC: return " snooped (LLC)";
  85. case I915_CACHE_LLC_MLC: return " snooped (LLC+MLC)";
  86. default: return "";
  87. }
  88. }
  89. static void
  90. describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj)
  91. {
  92. seq_printf(m, "%p: %s%s %8zdKiB %02x %02x %d %d %d%s%s%s",
  93. &obj->base,
  94. get_pin_flag(obj),
  95. get_tiling_flag(obj),
  96. obj->base.size / 1024,
  97. obj->base.read_domains,
  98. obj->base.write_domain,
  99. obj->last_read_seqno,
  100. obj->last_write_seqno,
  101. obj->last_fenced_seqno,
  102. cache_level_str(obj->cache_level),
  103. obj->dirty ? " dirty" : "",
  104. obj->madv == I915_MADV_DONTNEED ? " purgeable" : "");
  105. if (obj->base.name)
  106. seq_printf(m, " (name: %d)", obj->base.name);
  107. if (obj->pin_count)
  108. seq_printf(m, " (pinned x %d)", obj->pin_count);
  109. if (obj->fence_reg != I915_FENCE_REG_NONE)
  110. seq_printf(m, " (fence: %d)", obj->fence_reg);
  111. if (obj->gtt_space != NULL)
  112. seq_printf(m, " (gtt offset: %08x, size: %08x)",
  113. obj->gtt_offset, (unsigned int)obj->gtt_space->size);
  114. if (obj->stolen)
  115. seq_printf(m, " (stolen: %08lx)", obj->stolen->start);
  116. if (obj->pin_mappable || obj->fault_mappable) {
  117. char s[3], *t = s;
  118. if (obj->pin_mappable)
  119. *t++ = 'p';
  120. if (obj->fault_mappable)
  121. *t++ = 'f';
  122. *t = '\0';
  123. seq_printf(m, " (%s mappable)", s);
  124. }
  125. if (obj->ring != NULL)
  126. seq_printf(m, " (%s)", obj->ring->name);
  127. }
  128. static int i915_gem_object_list_info(struct seq_file *m, void *data)
  129. {
  130. struct drm_info_node *node = (struct drm_info_node *) m->private;
  131. uintptr_t list = (uintptr_t) node->info_ent->data;
  132. struct list_head *head;
  133. struct drm_device *dev = node->minor->dev;
  134. drm_i915_private_t *dev_priv = dev->dev_private;
  135. struct drm_i915_gem_object *obj;
  136. size_t total_obj_size, total_gtt_size;
  137. int count, ret;
  138. ret = mutex_lock_interruptible(&dev->struct_mutex);
  139. if (ret)
  140. return ret;
  141. switch (list) {
  142. case ACTIVE_LIST:
  143. seq_printf(m, "Active:\n");
  144. head = &dev_priv->mm.active_list;
  145. break;
  146. case INACTIVE_LIST:
  147. seq_printf(m, "Inactive:\n");
  148. head = &dev_priv->mm.inactive_list;
  149. break;
  150. default:
  151. mutex_unlock(&dev->struct_mutex);
  152. return -EINVAL;
  153. }
  154. total_obj_size = total_gtt_size = count = 0;
  155. list_for_each_entry(obj, head, mm_list) {
  156. seq_printf(m, " ");
  157. describe_obj(m, obj);
  158. seq_printf(m, "\n");
  159. total_obj_size += obj->base.size;
  160. total_gtt_size += obj->gtt_space->size;
  161. count++;
  162. }
  163. mutex_unlock(&dev->struct_mutex);
  164. seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
  165. count, total_obj_size, total_gtt_size);
  166. return 0;
  167. }
  168. #define count_objects(list, member) do { \
  169. list_for_each_entry(obj, list, member) { \
  170. size += obj->gtt_space->size; \
  171. ++count; \
  172. if (obj->map_and_fenceable) { \
  173. mappable_size += obj->gtt_space->size; \
  174. ++mappable_count; \
  175. } \
  176. } \
  177. } while (0)
  178. static int i915_gem_object_info(struct seq_file *m, void* data)
  179. {
  180. struct drm_info_node *node = (struct drm_info_node *) m->private;
  181. struct drm_device *dev = node->minor->dev;
  182. struct drm_i915_private *dev_priv = dev->dev_private;
  183. u32 count, mappable_count, purgeable_count;
  184. size_t size, mappable_size, purgeable_size;
  185. struct drm_i915_gem_object *obj;
  186. int ret;
  187. ret = mutex_lock_interruptible(&dev->struct_mutex);
  188. if (ret)
  189. return ret;
  190. seq_printf(m, "%u objects, %zu bytes\n",
  191. dev_priv->mm.object_count,
  192. dev_priv->mm.object_memory);
  193. size = count = mappable_size = mappable_count = 0;
  194. count_objects(&dev_priv->mm.bound_list, gtt_list);
  195. seq_printf(m, "%u [%u] objects, %zu [%zu] bytes in gtt\n",
  196. count, mappable_count, size, mappable_size);
  197. size = count = mappable_size = mappable_count = 0;
  198. count_objects(&dev_priv->mm.active_list, mm_list);
  199. seq_printf(m, " %u [%u] active objects, %zu [%zu] bytes\n",
  200. count, mappable_count, size, mappable_size);
  201. size = count = mappable_size = mappable_count = 0;
  202. count_objects(&dev_priv->mm.inactive_list, mm_list);
  203. seq_printf(m, " %u [%u] inactive objects, %zu [%zu] bytes\n",
  204. count, mappable_count, size, mappable_size);
  205. size = count = purgeable_size = purgeable_count = 0;
  206. list_for_each_entry(obj, &dev_priv->mm.unbound_list, gtt_list) {
  207. size += obj->base.size, ++count;
  208. if (obj->madv == I915_MADV_DONTNEED)
  209. purgeable_size += obj->base.size, ++purgeable_count;
  210. }
  211. seq_printf(m, "%u unbound objects, %zu bytes\n", count, size);
  212. size = count = mappable_size = mappable_count = 0;
  213. list_for_each_entry(obj, &dev_priv->mm.bound_list, gtt_list) {
  214. if (obj->fault_mappable) {
  215. size += obj->gtt_space->size;
  216. ++count;
  217. }
  218. if (obj->pin_mappable) {
  219. mappable_size += obj->gtt_space->size;
  220. ++mappable_count;
  221. }
  222. if (obj->madv == I915_MADV_DONTNEED) {
  223. purgeable_size += obj->base.size;
  224. ++purgeable_count;
  225. }
  226. }
  227. seq_printf(m, "%u purgeable objects, %zu bytes\n",
  228. purgeable_count, purgeable_size);
  229. seq_printf(m, "%u pinned mappable objects, %zu bytes\n",
  230. mappable_count, mappable_size);
  231. seq_printf(m, "%u fault mappable objects, %zu bytes\n",
  232. count, size);
  233. seq_printf(m, "%zu [%zu] gtt total\n",
  234. dev_priv->mm.gtt_total, dev_priv->mm.mappable_gtt_total);
  235. mutex_unlock(&dev->struct_mutex);
  236. return 0;
  237. }
  238. static int i915_gem_gtt_info(struct seq_file *m, void* data)
  239. {
  240. struct drm_info_node *node = (struct drm_info_node *) m->private;
  241. struct drm_device *dev = node->minor->dev;
  242. uintptr_t list = (uintptr_t) node->info_ent->data;
  243. struct drm_i915_private *dev_priv = dev->dev_private;
  244. struct drm_i915_gem_object *obj;
  245. size_t total_obj_size, total_gtt_size;
  246. int count, ret;
  247. ret = mutex_lock_interruptible(&dev->struct_mutex);
  248. if (ret)
  249. return ret;
  250. total_obj_size = total_gtt_size = count = 0;
  251. list_for_each_entry(obj, &dev_priv->mm.bound_list, gtt_list) {
  252. if (list == PINNED_LIST && obj->pin_count == 0)
  253. continue;
  254. seq_printf(m, " ");
  255. describe_obj(m, obj);
  256. seq_printf(m, "\n");
  257. total_obj_size += obj->base.size;
  258. total_gtt_size += obj->gtt_space->size;
  259. count++;
  260. }
  261. mutex_unlock(&dev->struct_mutex);
  262. seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
  263. count, total_obj_size, total_gtt_size);
  264. return 0;
  265. }
  266. static int i915_gem_pageflip_info(struct seq_file *m, void *data)
  267. {
  268. struct drm_info_node *node = (struct drm_info_node *) m->private;
  269. struct drm_device *dev = node->minor->dev;
  270. unsigned long flags;
  271. struct intel_crtc *crtc;
  272. list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
  273. const char pipe = pipe_name(crtc->pipe);
  274. const char plane = plane_name(crtc->plane);
  275. struct intel_unpin_work *work;
  276. spin_lock_irqsave(&dev->event_lock, flags);
  277. work = crtc->unpin_work;
  278. if (work == NULL) {
  279. seq_printf(m, "No flip due on pipe %c (plane %c)\n",
  280. pipe, plane);
  281. } else {
  282. if (!work->pending) {
  283. seq_printf(m, "Flip queued on pipe %c (plane %c)\n",
  284. pipe, plane);
  285. } else {
  286. seq_printf(m, "Flip pending (waiting for vsync) on pipe %c (plane %c)\n",
  287. pipe, plane);
  288. }
  289. if (work->enable_stall_check)
  290. seq_printf(m, "Stall check enabled, ");
  291. else
  292. seq_printf(m, "Stall check waiting for page flip ioctl, ");
  293. seq_printf(m, "%d prepares\n", work->pending);
  294. if (work->old_fb_obj) {
  295. struct drm_i915_gem_object *obj = work->old_fb_obj;
  296. if (obj)
  297. seq_printf(m, "Old framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
  298. }
  299. if (work->pending_flip_obj) {
  300. struct drm_i915_gem_object *obj = work->pending_flip_obj;
  301. if (obj)
  302. seq_printf(m, "New framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
  303. }
  304. }
  305. spin_unlock_irqrestore(&dev->event_lock, flags);
  306. }
  307. return 0;
  308. }
  309. static int i915_gem_request_info(struct seq_file *m, void *data)
  310. {
  311. struct drm_info_node *node = (struct drm_info_node *) m->private;
  312. struct drm_device *dev = node->minor->dev;
  313. drm_i915_private_t *dev_priv = dev->dev_private;
  314. struct intel_ring_buffer *ring;
  315. struct drm_i915_gem_request *gem_request;
  316. int ret, count, i;
  317. ret = mutex_lock_interruptible(&dev->struct_mutex);
  318. if (ret)
  319. return ret;
  320. count = 0;
  321. for_each_ring(ring, dev_priv, i) {
  322. if (list_empty(&ring->request_list))
  323. continue;
  324. seq_printf(m, "%s requests:\n", ring->name);
  325. list_for_each_entry(gem_request,
  326. &ring->request_list,
  327. list) {
  328. seq_printf(m, " %d @ %d\n",
  329. gem_request->seqno,
  330. (int) (jiffies - gem_request->emitted_jiffies));
  331. }
  332. count++;
  333. }
  334. mutex_unlock(&dev->struct_mutex);
  335. if (count == 0)
  336. seq_printf(m, "No requests\n");
  337. return 0;
  338. }
  339. static void i915_ring_seqno_info(struct seq_file *m,
  340. struct intel_ring_buffer *ring)
  341. {
  342. if (ring->get_seqno) {
  343. seq_printf(m, "Current sequence (%s): %d\n",
  344. ring->name, ring->get_seqno(ring, false));
  345. }
  346. }
  347. static int i915_gem_seqno_info(struct seq_file *m, void *data)
  348. {
  349. struct drm_info_node *node = (struct drm_info_node *) m->private;
  350. struct drm_device *dev = node->minor->dev;
  351. drm_i915_private_t *dev_priv = dev->dev_private;
  352. struct intel_ring_buffer *ring;
  353. int ret, i;
  354. ret = mutex_lock_interruptible(&dev->struct_mutex);
  355. if (ret)
  356. return ret;
  357. for_each_ring(ring, dev_priv, i)
  358. i915_ring_seqno_info(m, ring);
  359. mutex_unlock(&dev->struct_mutex);
  360. return 0;
  361. }
  362. static int i915_interrupt_info(struct seq_file *m, void *data)
  363. {
  364. struct drm_info_node *node = (struct drm_info_node *) m->private;
  365. struct drm_device *dev = node->minor->dev;
  366. drm_i915_private_t *dev_priv = dev->dev_private;
  367. struct intel_ring_buffer *ring;
  368. int ret, i, pipe;
  369. ret = mutex_lock_interruptible(&dev->struct_mutex);
  370. if (ret)
  371. return ret;
  372. if (IS_VALLEYVIEW(dev)) {
  373. seq_printf(m, "Display IER:\t%08x\n",
  374. I915_READ(VLV_IER));
  375. seq_printf(m, "Display IIR:\t%08x\n",
  376. I915_READ(VLV_IIR));
  377. seq_printf(m, "Display IIR_RW:\t%08x\n",
  378. I915_READ(VLV_IIR_RW));
  379. seq_printf(m, "Display IMR:\t%08x\n",
  380. I915_READ(VLV_IMR));
  381. for_each_pipe(pipe)
  382. seq_printf(m, "Pipe %c stat:\t%08x\n",
  383. pipe_name(pipe),
  384. I915_READ(PIPESTAT(pipe)));
  385. seq_printf(m, "Master IER:\t%08x\n",
  386. I915_READ(VLV_MASTER_IER));
  387. seq_printf(m, "Render IER:\t%08x\n",
  388. I915_READ(GTIER));
  389. seq_printf(m, "Render IIR:\t%08x\n",
  390. I915_READ(GTIIR));
  391. seq_printf(m, "Render IMR:\t%08x\n",
  392. I915_READ(GTIMR));
  393. seq_printf(m, "PM IER:\t\t%08x\n",
  394. I915_READ(GEN6_PMIER));
  395. seq_printf(m, "PM IIR:\t\t%08x\n",
  396. I915_READ(GEN6_PMIIR));
  397. seq_printf(m, "PM IMR:\t\t%08x\n",
  398. I915_READ(GEN6_PMIMR));
  399. seq_printf(m, "Port hotplug:\t%08x\n",
  400. I915_READ(PORT_HOTPLUG_EN));
  401. seq_printf(m, "DPFLIPSTAT:\t%08x\n",
  402. I915_READ(VLV_DPFLIPSTAT));
  403. seq_printf(m, "DPINVGTT:\t%08x\n",
  404. I915_READ(DPINVGTT));
  405. } else if (!HAS_PCH_SPLIT(dev)) {
  406. seq_printf(m, "Interrupt enable: %08x\n",
  407. I915_READ(IER));
  408. seq_printf(m, "Interrupt identity: %08x\n",
  409. I915_READ(IIR));
  410. seq_printf(m, "Interrupt mask: %08x\n",
  411. I915_READ(IMR));
  412. for_each_pipe(pipe)
  413. seq_printf(m, "Pipe %c stat: %08x\n",
  414. pipe_name(pipe),
  415. I915_READ(PIPESTAT(pipe)));
  416. } else {
  417. seq_printf(m, "North Display Interrupt enable: %08x\n",
  418. I915_READ(DEIER));
  419. seq_printf(m, "North Display Interrupt identity: %08x\n",
  420. I915_READ(DEIIR));
  421. seq_printf(m, "North Display Interrupt mask: %08x\n",
  422. I915_READ(DEIMR));
  423. seq_printf(m, "South Display Interrupt enable: %08x\n",
  424. I915_READ(SDEIER));
  425. seq_printf(m, "South Display Interrupt identity: %08x\n",
  426. I915_READ(SDEIIR));
  427. seq_printf(m, "South Display Interrupt mask: %08x\n",
  428. I915_READ(SDEIMR));
  429. seq_printf(m, "Graphics Interrupt enable: %08x\n",
  430. I915_READ(GTIER));
  431. seq_printf(m, "Graphics Interrupt identity: %08x\n",
  432. I915_READ(GTIIR));
  433. seq_printf(m, "Graphics Interrupt mask: %08x\n",
  434. I915_READ(GTIMR));
  435. }
  436. seq_printf(m, "Interrupts received: %d\n",
  437. atomic_read(&dev_priv->irq_received));
  438. for_each_ring(ring, dev_priv, i) {
  439. if (IS_GEN6(dev) || IS_GEN7(dev)) {
  440. seq_printf(m,
  441. "Graphics Interrupt mask (%s): %08x\n",
  442. ring->name, I915_READ_IMR(ring));
  443. }
  444. i915_ring_seqno_info(m, ring);
  445. }
  446. mutex_unlock(&dev->struct_mutex);
  447. return 0;
  448. }
  449. static int i915_gem_fence_regs_info(struct seq_file *m, void *data)
  450. {
  451. struct drm_info_node *node = (struct drm_info_node *) m->private;
  452. struct drm_device *dev = node->minor->dev;
  453. drm_i915_private_t *dev_priv = dev->dev_private;
  454. int i, ret;
  455. ret = mutex_lock_interruptible(&dev->struct_mutex);
  456. if (ret)
  457. return ret;
  458. seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start);
  459. seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs);
  460. for (i = 0; i < dev_priv->num_fence_regs; i++) {
  461. struct drm_i915_gem_object *obj = dev_priv->fence_regs[i].obj;
  462. seq_printf(m, "Fence %d, pin count = %d, object = ",
  463. i, dev_priv->fence_regs[i].pin_count);
  464. if (obj == NULL)
  465. seq_printf(m, "unused");
  466. else
  467. describe_obj(m, obj);
  468. seq_printf(m, "\n");
  469. }
  470. mutex_unlock(&dev->struct_mutex);
  471. return 0;
  472. }
  473. static int i915_hws_info(struct seq_file *m, void *data)
  474. {
  475. struct drm_info_node *node = (struct drm_info_node *) m->private;
  476. struct drm_device *dev = node->minor->dev;
  477. drm_i915_private_t *dev_priv = dev->dev_private;
  478. struct intel_ring_buffer *ring;
  479. const volatile u32 __iomem *hws;
  480. int i;
  481. ring = &dev_priv->ring[(uintptr_t)node->info_ent->data];
  482. hws = (volatile u32 __iomem *)ring->status_page.page_addr;
  483. if (hws == NULL)
  484. return 0;
  485. for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) {
  486. seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n",
  487. i * 4,
  488. hws[i], hws[i + 1], hws[i + 2], hws[i + 3]);
  489. }
  490. return 0;
  491. }
  492. static const char *ring_str(int ring)
  493. {
  494. switch (ring) {
  495. case RCS: return "render";
  496. case VCS: return "bsd";
  497. case BCS: return "blt";
  498. default: return "";
  499. }
  500. }
  501. static const char *pin_flag(int pinned)
  502. {
  503. if (pinned > 0)
  504. return " P";
  505. else if (pinned < 0)
  506. return " p";
  507. else
  508. return "";
  509. }
  510. static const char *tiling_flag(int tiling)
  511. {
  512. switch (tiling) {
  513. default:
  514. case I915_TILING_NONE: return "";
  515. case I915_TILING_X: return " X";
  516. case I915_TILING_Y: return " Y";
  517. }
  518. }
  519. static const char *dirty_flag(int dirty)
  520. {
  521. return dirty ? " dirty" : "";
  522. }
  523. static const char *purgeable_flag(int purgeable)
  524. {
  525. return purgeable ? " purgeable" : "";
  526. }
  527. static void print_error_buffers(struct seq_file *m,
  528. const char *name,
  529. struct drm_i915_error_buffer *err,
  530. int count)
  531. {
  532. seq_printf(m, "%s [%d]:\n", name, count);
  533. while (count--) {
  534. seq_printf(m, " %08x %8u %02x %02x %x %x%s%s%s%s%s%s%s",
  535. err->gtt_offset,
  536. err->size,
  537. err->read_domains,
  538. err->write_domain,
  539. err->rseqno, err->wseqno,
  540. pin_flag(err->pinned),
  541. tiling_flag(err->tiling),
  542. dirty_flag(err->dirty),
  543. purgeable_flag(err->purgeable),
  544. err->ring != -1 ? " " : "",
  545. ring_str(err->ring),
  546. cache_level_str(err->cache_level));
  547. if (err->name)
  548. seq_printf(m, " (name: %d)", err->name);
  549. if (err->fence_reg != I915_FENCE_REG_NONE)
  550. seq_printf(m, " (fence: %d)", err->fence_reg);
  551. seq_printf(m, "\n");
  552. err++;
  553. }
  554. }
  555. static void i915_ring_error_state(struct seq_file *m,
  556. struct drm_device *dev,
  557. struct drm_i915_error_state *error,
  558. unsigned ring)
  559. {
  560. BUG_ON(ring >= I915_NUM_RINGS); /* shut up confused gcc */
  561. seq_printf(m, "%s command stream:\n", ring_str(ring));
  562. seq_printf(m, " HEAD: 0x%08x\n", error->head[ring]);
  563. seq_printf(m, " TAIL: 0x%08x\n", error->tail[ring]);
  564. seq_printf(m, " ACTHD: 0x%08x\n", error->acthd[ring]);
  565. seq_printf(m, " IPEIR: 0x%08x\n", error->ipeir[ring]);
  566. seq_printf(m, " IPEHR: 0x%08x\n", error->ipehr[ring]);
  567. seq_printf(m, " INSTDONE: 0x%08x\n", error->instdone[ring]);
  568. if (ring == RCS && INTEL_INFO(dev)->gen >= 4)
  569. seq_printf(m, " BBADDR: 0x%08llx\n", error->bbaddr);
  570. if (INTEL_INFO(dev)->gen >= 4)
  571. seq_printf(m, " INSTPS: 0x%08x\n", error->instps[ring]);
  572. seq_printf(m, " INSTPM: 0x%08x\n", error->instpm[ring]);
  573. seq_printf(m, " FADDR: 0x%08x\n", error->faddr[ring]);
  574. if (INTEL_INFO(dev)->gen >= 6) {
  575. seq_printf(m, " RC PSMI: 0x%08x\n", error->rc_psmi[ring]);
  576. seq_printf(m, " FAULT_REG: 0x%08x\n", error->fault_reg[ring]);
  577. seq_printf(m, " SYNC_0: 0x%08x [last synced 0x%08x]\n",
  578. error->semaphore_mboxes[ring][0],
  579. error->semaphore_seqno[ring][0]);
  580. seq_printf(m, " SYNC_1: 0x%08x [last synced 0x%08x]\n",
  581. error->semaphore_mboxes[ring][1],
  582. error->semaphore_seqno[ring][1]);
  583. }
  584. seq_printf(m, " seqno: 0x%08x\n", error->seqno[ring]);
  585. seq_printf(m, " waiting: %s\n", yesno(error->waiting[ring]));
  586. seq_printf(m, " ring->head: 0x%08x\n", error->cpu_ring_head[ring]);
  587. seq_printf(m, " ring->tail: 0x%08x\n", error->cpu_ring_tail[ring]);
  588. }
  589. struct i915_error_state_file_priv {
  590. struct drm_device *dev;
  591. struct drm_i915_error_state *error;
  592. };
  593. static int i915_error_state(struct seq_file *m, void *unused)
  594. {
  595. struct i915_error_state_file_priv *error_priv = m->private;
  596. struct drm_device *dev = error_priv->dev;
  597. drm_i915_private_t *dev_priv = dev->dev_private;
  598. struct drm_i915_error_state *error = error_priv->error;
  599. struct intel_ring_buffer *ring;
  600. int i, j, page, offset, elt;
  601. if (!error) {
  602. seq_printf(m, "no error state collected\n");
  603. return 0;
  604. }
  605. seq_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec,
  606. error->time.tv_usec);
  607. seq_printf(m, "PCI ID: 0x%04x\n", dev->pci_device);
  608. seq_printf(m, "EIR: 0x%08x\n", error->eir);
  609. seq_printf(m, "IER: 0x%08x\n", error->ier);
  610. seq_printf(m, "PGTBL_ER: 0x%08x\n", error->pgtbl_er);
  611. seq_printf(m, "CCID: 0x%08x\n", error->ccid);
  612. for (i = 0; i < dev_priv->num_fence_regs; i++)
  613. seq_printf(m, " fence[%d] = %08llx\n", i, error->fence[i]);
  614. for (i = 0; i < ARRAY_SIZE(error->extra_instdone); i++)
  615. seq_printf(m, " INSTDONE_%d: 0x%08x\n", i, error->extra_instdone[i]);
  616. if (INTEL_INFO(dev)->gen >= 6) {
  617. seq_printf(m, "ERROR: 0x%08x\n", error->error);
  618. seq_printf(m, "DONE_REG: 0x%08x\n", error->done_reg);
  619. }
  620. if (INTEL_INFO(dev)->gen == 7)
  621. seq_printf(m, "ERR_INT: 0x%08x\n", error->err_int);
  622. for_each_ring(ring, dev_priv, i)
  623. i915_ring_error_state(m, dev, error, i);
  624. if (error->active_bo)
  625. print_error_buffers(m, "Active",
  626. error->active_bo,
  627. error->active_bo_count);
  628. if (error->pinned_bo)
  629. print_error_buffers(m, "Pinned",
  630. error->pinned_bo,
  631. error->pinned_bo_count);
  632. for (i = 0; i < ARRAY_SIZE(error->ring); i++) {
  633. struct drm_i915_error_object *obj;
  634. if ((obj = error->ring[i].batchbuffer)) {
  635. seq_printf(m, "%s --- gtt_offset = 0x%08x\n",
  636. dev_priv->ring[i].name,
  637. obj->gtt_offset);
  638. offset = 0;
  639. for (page = 0; page < obj->page_count; page++) {
  640. for (elt = 0; elt < PAGE_SIZE/4; elt++) {
  641. seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
  642. offset += 4;
  643. }
  644. }
  645. }
  646. if (error->ring[i].num_requests) {
  647. seq_printf(m, "%s --- %d requests\n",
  648. dev_priv->ring[i].name,
  649. error->ring[i].num_requests);
  650. for (j = 0; j < error->ring[i].num_requests; j++) {
  651. seq_printf(m, " seqno 0x%08x, emitted %ld, tail 0x%08x\n",
  652. error->ring[i].requests[j].seqno,
  653. error->ring[i].requests[j].jiffies,
  654. error->ring[i].requests[j].tail);
  655. }
  656. }
  657. if ((obj = error->ring[i].ringbuffer)) {
  658. seq_printf(m, "%s --- ringbuffer = 0x%08x\n",
  659. dev_priv->ring[i].name,
  660. obj->gtt_offset);
  661. offset = 0;
  662. for (page = 0; page < obj->page_count; page++) {
  663. for (elt = 0; elt < PAGE_SIZE/4; elt++) {
  664. seq_printf(m, "%08x : %08x\n",
  665. offset,
  666. obj->pages[page][elt]);
  667. offset += 4;
  668. }
  669. }
  670. }
  671. }
  672. if (error->overlay)
  673. intel_overlay_print_error_state(m, error->overlay);
  674. if (error->display)
  675. intel_display_print_error_state(m, dev, error->display);
  676. return 0;
  677. }
  678. static ssize_t
  679. i915_error_state_write(struct file *filp,
  680. const char __user *ubuf,
  681. size_t cnt,
  682. loff_t *ppos)
  683. {
  684. struct seq_file *m = filp->private_data;
  685. struct i915_error_state_file_priv *error_priv = m->private;
  686. struct drm_device *dev = error_priv->dev;
  687. int ret;
  688. DRM_DEBUG_DRIVER("Resetting error state\n");
  689. ret = mutex_lock_interruptible(&dev->struct_mutex);
  690. if (ret)
  691. return ret;
  692. i915_destroy_error_state(dev);
  693. mutex_unlock(&dev->struct_mutex);
  694. return cnt;
  695. }
  696. static int i915_error_state_open(struct inode *inode, struct file *file)
  697. {
  698. struct drm_device *dev = inode->i_private;
  699. drm_i915_private_t *dev_priv = dev->dev_private;
  700. struct i915_error_state_file_priv *error_priv;
  701. unsigned long flags;
  702. error_priv = kzalloc(sizeof(*error_priv), GFP_KERNEL);
  703. if (!error_priv)
  704. return -ENOMEM;
  705. error_priv->dev = dev;
  706. spin_lock_irqsave(&dev_priv->error_lock, flags);
  707. error_priv->error = dev_priv->first_error;
  708. if (error_priv->error)
  709. kref_get(&error_priv->error->ref);
  710. spin_unlock_irqrestore(&dev_priv->error_lock, flags);
  711. return single_open(file, i915_error_state, error_priv);
  712. }
  713. static int i915_error_state_release(struct inode *inode, struct file *file)
  714. {
  715. struct seq_file *m = file->private_data;
  716. struct i915_error_state_file_priv *error_priv = m->private;
  717. if (error_priv->error)
  718. kref_put(&error_priv->error->ref, i915_error_state_free);
  719. kfree(error_priv);
  720. return single_release(inode, file);
  721. }
  722. static const struct file_operations i915_error_state_fops = {
  723. .owner = THIS_MODULE,
  724. .open = i915_error_state_open,
  725. .read = seq_read,
  726. .write = i915_error_state_write,
  727. .llseek = default_llseek,
  728. .release = i915_error_state_release,
  729. };
  730. static int i915_rstdby_delays(struct seq_file *m, void *unused)
  731. {
  732. struct drm_info_node *node = (struct drm_info_node *) m->private;
  733. struct drm_device *dev = node->minor->dev;
  734. drm_i915_private_t *dev_priv = dev->dev_private;
  735. u16 crstanddelay;
  736. int ret;
  737. ret = mutex_lock_interruptible(&dev->struct_mutex);
  738. if (ret)
  739. return ret;
  740. crstanddelay = I915_READ16(CRSTANDVID);
  741. mutex_unlock(&dev->struct_mutex);
  742. seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f));
  743. return 0;
  744. }
  745. static int i915_cur_delayinfo(struct seq_file *m, void *unused)
  746. {
  747. struct drm_info_node *node = (struct drm_info_node *) m->private;
  748. struct drm_device *dev = node->minor->dev;
  749. drm_i915_private_t *dev_priv = dev->dev_private;
  750. int ret;
  751. if (IS_GEN5(dev)) {
  752. u16 rgvswctl = I915_READ16(MEMSWCTL);
  753. u16 rgvstat = I915_READ16(MEMSTAT_ILK);
  754. seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf);
  755. seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f);
  756. seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >>
  757. MEMSTAT_VID_SHIFT);
  758. seq_printf(m, "Current P-state: %d\n",
  759. (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT);
  760. } else if (IS_GEN6(dev) || IS_GEN7(dev)) {
  761. u32 gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS);
  762. u32 rp_state_limits = I915_READ(GEN6_RP_STATE_LIMITS);
  763. u32 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
  764. u32 rpstat;
  765. u32 rpupei, rpcurup, rpprevup;
  766. u32 rpdownei, rpcurdown, rpprevdown;
  767. int max_freq;
  768. /* RPSTAT1 is in the GT power well */
  769. ret = mutex_lock_interruptible(&dev->struct_mutex);
  770. if (ret)
  771. return ret;
  772. gen6_gt_force_wake_get(dev_priv);
  773. rpstat = I915_READ(GEN6_RPSTAT1);
  774. rpupei = I915_READ(GEN6_RP_CUR_UP_EI);
  775. rpcurup = I915_READ(GEN6_RP_CUR_UP);
  776. rpprevup = I915_READ(GEN6_RP_PREV_UP);
  777. rpdownei = I915_READ(GEN6_RP_CUR_DOWN_EI);
  778. rpcurdown = I915_READ(GEN6_RP_CUR_DOWN);
  779. rpprevdown = I915_READ(GEN6_RP_PREV_DOWN);
  780. gen6_gt_force_wake_put(dev_priv);
  781. mutex_unlock(&dev->struct_mutex);
  782. seq_printf(m, "GT_PERF_STATUS: 0x%08x\n", gt_perf_status);
  783. seq_printf(m, "RPSTAT1: 0x%08x\n", rpstat);
  784. seq_printf(m, "Render p-state ratio: %d\n",
  785. (gt_perf_status & 0xff00) >> 8);
  786. seq_printf(m, "Render p-state VID: %d\n",
  787. gt_perf_status & 0xff);
  788. seq_printf(m, "Render p-state limit: %d\n",
  789. rp_state_limits & 0xff);
  790. seq_printf(m, "CAGF: %dMHz\n", ((rpstat & GEN6_CAGF_MASK) >>
  791. GEN6_CAGF_SHIFT) * GT_FREQUENCY_MULTIPLIER);
  792. seq_printf(m, "RP CUR UP EI: %dus\n", rpupei &
  793. GEN6_CURICONT_MASK);
  794. seq_printf(m, "RP CUR UP: %dus\n", rpcurup &
  795. GEN6_CURBSYTAVG_MASK);
  796. seq_printf(m, "RP PREV UP: %dus\n", rpprevup &
  797. GEN6_CURBSYTAVG_MASK);
  798. seq_printf(m, "RP CUR DOWN EI: %dus\n", rpdownei &
  799. GEN6_CURIAVG_MASK);
  800. seq_printf(m, "RP CUR DOWN: %dus\n", rpcurdown &
  801. GEN6_CURBSYTAVG_MASK);
  802. seq_printf(m, "RP PREV DOWN: %dus\n", rpprevdown &
  803. GEN6_CURBSYTAVG_MASK);
  804. max_freq = (rp_state_cap & 0xff0000) >> 16;
  805. seq_printf(m, "Lowest (RPN) frequency: %dMHz\n",
  806. max_freq * GT_FREQUENCY_MULTIPLIER);
  807. max_freq = (rp_state_cap & 0xff00) >> 8;
  808. seq_printf(m, "Nominal (RP1) frequency: %dMHz\n",
  809. max_freq * GT_FREQUENCY_MULTIPLIER);
  810. max_freq = rp_state_cap & 0xff;
  811. seq_printf(m, "Max non-overclocked (RP0) frequency: %dMHz\n",
  812. max_freq * GT_FREQUENCY_MULTIPLIER);
  813. } else {
  814. seq_printf(m, "no P-state info available\n");
  815. }
  816. return 0;
  817. }
  818. static int i915_delayfreq_table(struct seq_file *m, void *unused)
  819. {
  820. struct drm_info_node *node = (struct drm_info_node *) m->private;
  821. struct drm_device *dev = node->minor->dev;
  822. drm_i915_private_t *dev_priv = dev->dev_private;
  823. u32 delayfreq;
  824. int ret, i;
  825. ret = mutex_lock_interruptible(&dev->struct_mutex);
  826. if (ret)
  827. return ret;
  828. for (i = 0; i < 16; i++) {
  829. delayfreq = I915_READ(PXVFREQ_BASE + i * 4);
  830. seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq,
  831. (delayfreq & PXVFREQ_PX_MASK) >> PXVFREQ_PX_SHIFT);
  832. }
  833. mutex_unlock(&dev->struct_mutex);
  834. return 0;
  835. }
  836. static inline int MAP_TO_MV(int map)
  837. {
  838. return 1250 - (map * 25);
  839. }
  840. static int i915_inttoext_table(struct seq_file *m, void *unused)
  841. {
  842. struct drm_info_node *node = (struct drm_info_node *) m->private;
  843. struct drm_device *dev = node->minor->dev;
  844. drm_i915_private_t *dev_priv = dev->dev_private;
  845. u32 inttoext;
  846. int ret, i;
  847. ret = mutex_lock_interruptible(&dev->struct_mutex);
  848. if (ret)
  849. return ret;
  850. for (i = 1; i <= 32; i++) {
  851. inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4);
  852. seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
  853. }
  854. mutex_unlock(&dev->struct_mutex);
  855. return 0;
  856. }
  857. static int ironlake_drpc_info(struct seq_file *m)
  858. {
  859. struct drm_info_node *node = (struct drm_info_node *) m->private;
  860. struct drm_device *dev = node->minor->dev;
  861. drm_i915_private_t *dev_priv = dev->dev_private;
  862. u32 rgvmodectl, rstdbyctl;
  863. u16 crstandvid;
  864. int ret;
  865. ret = mutex_lock_interruptible(&dev->struct_mutex);
  866. if (ret)
  867. return ret;
  868. rgvmodectl = I915_READ(MEMMODECTL);
  869. rstdbyctl = I915_READ(RSTDBYCTL);
  870. crstandvid = I915_READ16(CRSTANDVID);
  871. mutex_unlock(&dev->struct_mutex);
  872. seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ?
  873. "yes" : "no");
  874. seq_printf(m, "Boost freq: %d\n",
  875. (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
  876. MEMMODE_BOOST_FREQ_SHIFT);
  877. seq_printf(m, "HW control enabled: %s\n",
  878. rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no");
  879. seq_printf(m, "SW control enabled: %s\n",
  880. rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no");
  881. seq_printf(m, "Gated voltage change: %s\n",
  882. rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no");
  883. seq_printf(m, "Starting frequency: P%d\n",
  884. (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
  885. seq_printf(m, "Max P-state: P%d\n",
  886. (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
  887. seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
  888. seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f));
  889. seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f));
  890. seq_printf(m, "Render standby enabled: %s\n",
  891. (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes");
  892. seq_printf(m, "Current RS state: ");
  893. switch (rstdbyctl & RSX_STATUS_MASK) {
  894. case RSX_STATUS_ON:
  895. seq_printf(m, "on\n");
  896. break;
  897. case RSX_STATUS_RC1:
  898. seq_printf(m, "RC1\n");
  899. break;
  900. case RSX_STATUS_RC1E:
  901. seq_printf(m, "RC1E\n");
  902. break;
  903. case RSX_STATUS_RS1:
  904. seq_printf(m, "RS1\n");
  905. break;
  906. case RSX_STATUS_RS2:
  907. seq_printf(m, "RS2 (RC6)\n");
  908. break;
  909. case RSX_STATUS_RS3:
  910. seq_printf(m, "RC3 (RC6+)\n");
  911. break;
  912. default:
  913. seq_printf(m, "unknown\n");
  914. break;
  915. }
  916. return 0;
  917. }
  918. static int gen6_drpc_info(struct seq_file *m)
  919. {
  920. struct drm_info_node *node = (struct drm_info_node *) m->private;
  921. struct drm_device *dev = node->minor->dev;
  922. struct drm_i915_private *dev_priv = dev->dev_private;
  923. u32 rpmodectl1, gt_core_status, rcctl1, rc6vids = 0;
  924. unsigned forcewake_count;
  925. int count=0, ret;
  926. ret = mutex_lock_interruptible(&dev->struct_mutex);
  927. if (ret)
  928. return ret;
  929. spin_lock_irq(&dev_priv->gt_lock);
  930. forcewake_count = dev_priv->forcewake_count;
  931. spin_unlock_irq(&dev_priv->gt_lock);
  932. if (forcewake_count) {
  933. seq_printf(m, "RC information inaccurate because somebody "
  934. "holds a forcewake reference \n");
  935. } else {
  936. /* NB: we cannot use forcewake, else we read the wrong values */
  937. while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1))
  938. udelay(10);
  939. seq_printf(m, "RC information accurate: %s\n", yesno(count < 51));
  940. }
  941. gt_core_status = readl(dev_priv->regs + GEN6_GT_CORE_STATUS);
  942. trace_i915_reg_rw(false, GEN6_GT_CORE_STATUS, gt_core_status, 4);
  943. rpmodectl1 = I915_READ(GEN6_RP_CONTROL);
  944. rcctl1 = I915_READ(GEN6_RC_CONTROL);
  945. mutex_unlock(&dev->struct_mutex);
  946. mutex_lock(&dev_priv->rps.hw_lock);
  947. sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids);
  948. mutex_unlock(&dev_priv->rps.hw_lock);
  949. seq_printf(m, "Video Turbo Mode: %s\n",
  950. yesno(rpmodectl1 & GEN6_RP_MEDIA_TURBO));
  951. seq_printf(m, "HW control enabled: %s\n",
  952. yesno(rpmodectl1 & GEN6_RP_ENABLE));
  953. seq_printf(m, "SW control enabled: %s\n",
  954. yesno((rpmodectl1 & GEN6_RP_MEDIA_MODE_MASK) ==
  955. GEN6_RP_MEDIA_SW_MODE));
  956. seq_printf(m, "RC1e Enabled: %s\n",
  957. yesno(rcctl1 & GEN6_RC_CTL_RC1e_ENABLE));
  958. seq_printf(m, "RC6 Enabled: %s\n",
  959. yesno(rcctl1 & GEN6_RC_CTL_RC6_ENABLE));
  960. seq_printf(m, "Deep RC6 Enabled: %s\n",
  961. yesno(rcctl1 & GEN6_RC_CTL_RC6p_ENABLE));
  962. seq_printf(m, "Deepest RC6 Enabled: %s\n",
  963. yesno(rcctl1 & GEN6_RC_CTL_RC6pp_ENABLE));
  964. seq_printf(m, "Current RC state: ");
  965. switch (gt_core_status & GEN6_RCn_MASK) {
  966. case GEN6_RC0:
  967. if (gt_core_status & GEN6_CORE_CPD_STATE_MASK)
  968. seq_printf(m, "Core Power Down\n");
  969. else
  970. seq_printf(m, "on\n");
  971. break;
  972. case GEN6_RC3:
  973. seq_printf(m, "RC3\n");
  974. break;
  975. case GEN6_RC6:
  976. seq_printf(m, "RC6\n");
  977. break;
  978. case GEN6_RC7:
  979. seq_printf(m, "RC7\n");
  980. break;
  981. default:
  982. seq_printf(m, "Unknown\n");
  983. break;
  984. }
  985. seq_printf(m, "Core Power Down: %s\n",
  986. yesno(gt_core_status & GEN6_CORE_CPD_STATE_MASK));
  987. /* Not exactly sure what this is */
  988. seq_printf(m, "RC6 \"Locked to RPn\" residency since boot: %u\n",
  989. I915_READ(GEN6_GT_GFX_RC6_LOCKED));
  990. seq_printf(m, "RC6 residency since boot: %u\n",
  991. I915_READ(GEN6_GT_GFX_RC6));
  992. seq_printf(m, "RC6+ residency since boot: %u\n",
  993. I915_READ(GEN6_GT_GFX_RC6p));
  994. seq_printf(m, "RC6++ residency since boot: %u\n",
  995. I915_READ(GEN6_GT_GFX_RC6pp));
  996. seq_printf(m, "RC6 voltage: %dmV\n",
  997. GEN6_DECODE_RC6_VID(((rc6vids >> 0) & 0xff)));
  998. seq_printf(m, "RC6+ voltage: %dmV\n",
  999. GEN6_DECODE_RC6_VID(((rc6vids >> 8) & 0xff)));
  1000. seq_printf(m, "RC6++ voltage: %dmV\n",
  1001. GEN6_DECODE_RC6_VID(((rc6vids >> 16) & 0xff)));
  1002. return 0;
  1003. }
  1004. static int i915_drpc_info(struct seq_file *m, void *unused)
  1005. {
  1006. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1007. struct drm_device *dev = node->minor->dev;
  1008. if (IS_GEN6(dev) || IS_GEN7(dev))
  1009. return gen6_drpc_info(m);
  1010. else
  1011. return ironlake_drpc_info(m);
  1012. }
  1013. static int i915_fbc_status(struct seq_file *m, void *unused)
  1014. {
  1015. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1016. struct drm_device *dev = node->minor->dev;
  1017. drm_i915_private_t *dev_priv = dev->dev_private;
  1018. if (!I915_HAS_FBC(dev)) {
  1019. seq_printf(m, "FBC unsupported on this chipset\n");
  1020. return 0;
  1021. }
  1022. if (intel_fbc_enabled(dev)) {
  1023. seq_printf(m, "FBC enabled\n");
  1024. } else {
  1025. seq_printf(m, "FBC disabled: ");
  1026. switch (dev_priv->no_fbc_reason) {
  1027. case FBC_NO_OUTPUT:
  1028. seq_printf(m, "no outputs");
  1029. break;
  1030. case FBC_STOLEN_TOO_SMALL:
  1031. seq_printf(m, "not enough stolen memory");
  1032. break;
  1033. case FBC_UNSUPPORTED_MODE:
  1034. seq_printf(m, "mode not supported");
  1035. break;
  1036. case FBC_MODE_TOO_LARGE:
  1037. seq_printf(m, "mode too large");
  1038. break;
  1039. case FBC_BAD_PLANE:
  1040. seq_printf(m, "FBC unsupported on plane");
  1041. break;
  1042. case FBC_NOT_TILED:
  1043. seq_printf(m, "scanout buffer not tiled");
  1044. break;
  1045. case FBC_MULTIPLE_PIPES:
  1046. seq_printf(m, "multiple pipes are enabled");
  1047. break;
  1048. case FBC_MODULE_PARAM:
  1049. seq_printf(m, "disabled per module param (default off)");
  1050. break;
  1051. default:
  1052. seq_printf(m, "unknown reason");
  1053. }
  1054. seq_printf(m, "\n");
  1055. }
  1056. return 0;
  1057. }
  1058. static int i915_sr_status(struct seq_file *m, void *unused)
  1059. {
  1060. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1061. struct drm_device *dev = node->minor->dev;
  1062. drm_i915_private_t *dev_priv = dev->dev_private;
  1063. bool sr_enabled = false;
  1064. if (HAS_PCH_SPLIT(dev))
  1065. sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN;
  1066. else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev))
  1067. sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
  1068. else if (IS_I915GM(dev))
  1069. sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
  1070. else if (IS_PINEVIEW(dev))
  1071. sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN;
  1072. seq_printf(m, "self-refresh: %s\n",
  1073. sr_enabled ? "enabled" : "disabled");
  1074. return 0;
  1075. }
  1076. static int i915_emon_status(struct seq_file *m, void *unused)
  1077. {
  1078. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1079. struct drm_device *dev = node->minor->dev;
  1080. drm_i915_private_t *dev_priv = dev->dev_private;
  1081. unsigned long temp, chipset, gfx;
  1082. int ret;
  1083. if (!IS_GEN5(dev))
  1084. return -ENODEV;
  1085. ret = mutex_lock_interruptible(&dev->struct_mutex);
  1086. if (ret)
  1087. return ret;
  1088. temp = i915_mch_val(dev_priv);
  1089. chipset = i915_chipset_val(dev_priv);
  1090. gfx = i915_gfx_val(dev_priv);
  1091. mutex_unlock(&dev->struct_mutex);
  1092. seq_printf(m, "GMCH temp: %ld\n", temp);
  1093. seq_printf(m, "Chipset power: %ld\n", chipset);
  1094. seq_printf(m, "GFX power: %ld\n", gfx);
  1095. seq_printf(m, "Total power: %ld\n", chipset + gfx);
  1096. return 0;
  1097. }
  1098. static int i915_ring_freq_table(struct seq_file *m, void *unused)
  1099. {
  1100. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1101. struct drm_device *dev = node->minor->dev;
  1102. drm_i915_private_t *dev_priv = dev->dev_private;
  1103. int ret;
  1104. int gpu_freq, ia_freq;
  1105. if (!(IS_GEN6(dev) || IS_GEN7(dev))) {
  1106. seq_printf(m, "unsupported on this chipset\n");
  1107. return 0;
  1108. }
  1109. ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
  1110. if (ret)
  1111. return ret;
  1112. seq_printf(m, "GPU freq (MHz)\tEffective CPU freq (MHz)\n");
  1113. for (gpu_freq = dev_priv->rps.min_delay;
  1114. gpu_freq <= dev_priv->rps.max_delay;
  1115. gpu_freq++) {
  1116. ia_freq = gpu_freq;
  1117. sandybridge_pcode_read(dev_priv,
  1118. GEN6_PCODE_READ_MIN_FREQ_TABLE,
  1119. &ia_freq);
  1120. seq_printf(m, "%d\t\t%d\n", gpu_freq * GT_FREQUENCY_MULTIPLIER, ia_freq * 100);
  1121. }
  1122. mutex_unlock(&dev_priv->rps.hw_lock);
  1123. return 0;
  1124. }
  1125. static int i915_gfxec(struct seq_file *m, void *unused)
  1126. {
  1127. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1128. struct drm_device *dev = node->minor->dev;
  1129. drm_i915_private_t *dev_priv = dev->dev_private;
  1130. int ret;
  1131. ret = mutex_lock_interruptible(&dev->struct_mutex);
  1132. if (ret)
  1133. return ret;
  1134. seq_printf(m, "GFXEC: %ld\n", (unsigned long)I915_READ(0x112f4));
  1135. mutex_unlock(&dev->struct_mutex);
  1136. return 0;
  1137. }
  1138. static int i915_opregion(struct seq_file *m, void *unused)
  1139. {
  1140. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1141. struct drm_device *dev = node->minor->dev;
  1142. drm_i915_private_t *dev_priv = dev->dev_private;
  1143. struct intel_opregion *opregion = &dev_priv->opregion;
  1144. void *data = kmalloc(OPREGION_SIZE, GFP_KERNEL);
  1145. int ret;
  1146. if (data == NULL)
  1147. return -ENOMEM;
  1148. ret = mutex_lock_interruptible(&dev->struct_mutex);
  1149. if (ret)
  1150. goto out;
  1151. if (opregion->header) {
  1152. memcpy_fromio(data, opregion->header, OPREGION_SIZE);
  1153. seq_write(m, data, OPREGION_SIZE);
  1154. }
  1155. mutex_unlock(&dev->struct_mutex);
  1156. out:
  1157. kfree(data);
  1158. return 0;
  1159. }
  1160. static int i915_gem_framebuffer_info(struct seq_file *m, void *data)
  1161. {
  1162. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1163. struct drm_device *dev = node->minor->dev;
  1164. drm_i915_private_t *dev_priv = dev->dev_private;
  1165. struct intel_fbdev *ifbdev;
  1166. struct intel_framebuffer *fb;
  1167. int ret;
  1168. ret = mutex_lock_interruptible(&dev->mode_config.mutex);
  1169. if (ret)
  1170. return ret;
  1171. ifbdev = dev_priv->fbdev;
  1172. fb = to_intel_framebuffer(ifbdev->helper.fb);
  1173. seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, obj ",
  1174. fb->base.width,
  1175. fb->base.height,
  1176. fb->base.depth,
  1177. fb->base.bits_per_pixel);
  1178. describe_obj(m, fb->obj);
  1179. seq_printf(m, "\n");
  1180. list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) {
  1181. if (&fb->base == ifbdev->helper.fb)
  1182. continue;
  1183. seq_printf(m, "user size: %d x %d, depth %d, %d bpp, obj ",
  1184. fb->base.width,
  1185. fb->base.height,
  1186. fb->base.depth,
  1187. fb->base.bits_per_pixel);
  1188. describe_obj(m, fb->obj);
  1189. seq_printf(m, "\n");
  1190. }
  1191. mutex_unlock(&dev->mode_config.mutex);
  1192. return 0;
  1193. }
  1194. static int i915_context_status(struct seq_file *m, void *unused)
  1195. {
  1196. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1197. struct drm_device *dev = node->minor->dev;
  1198. drm_i915_private_t *dev_priv = dev->dev_private;
  1199. int ret;
  1200. ret = mutex_lock_interruptible(&dev->mode_config.mutex);
  1201. if (ret)
  1202. return ret;
  1203. if (dev_priv->ips.pwrctx) {
  1204. seq_printf(m, "power context ");
  1205. describe_obj(m, dev_priv->ips.pwrctx);
  1206. seq_printf(m, "\n");
  1207. }
  1208. if (dev_priv->ips.renderctx) {
  1209. seq_printf(m, "render context ");
  1210. describe_obj(m, dev_priv->ips.renderctx);
  1211. seq_printf(m, "\n");
  1212. }
  1213. mutex_unlock(&dev->mode_config.mutex);
  1214. return 0;
  1215. }
  1216. static int i915_gen6_forcewake_count_info(struct seq_file *m, void *data)
  1217. {
  1218. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1219. struct drm_device *dev = node->minor->dev;
  1220. struct drm_i915_private *dev_priv = dev->dev_private;
  1221. unsigned forcewake_count;
  1222. spin_lock_irq(&dev_priv->gt_lock);
  1223. forcewake_count = dev_priv->forcewake_count;
  1224. spin_unlock_irq(&dev_priv->gt_lock);
  1225. seq_printf(m, "forcewake count = %u\n", forcewake_count);
  1226. return 0;
  1227. }
  1228. static const char *swizzle_string(unsigned swizzle)
  1229. {
  1230. switch(swizzle) {
  1231. case I915_BIT_6_SWIZZLE_NONE:
  1232. return "none";
  1233. case I915_BIT_6_SWIZZLE_9:
  1234. return "bit9";
  1235. case I915_BIT_6_SWIZZLE_9_10:
  1236. return "bit9/bit10";
  1237. case I915_BIT_6_SWIZZLE_9_11:
  1238. return "bit9/bit11";
  1239. case I915_BIT_6_SWIZZLE_9_10_11:
  1240. return "bit9/bit10/bit11";
  1241. case I915_BIT_6_SWIZZLE_9_17:
  1242. return "bit9/bit17";
  1243. case I915_BIT_6_SWIZZLE_9_10_17:
  1244. return "bit9/bit10/bit17";
  1245. case I915_BIT_6_SWIZZLE_UNKNOWN:
  1246. return "unkown";
  1247. }
  1248. return "bug";
  1249. }
  1250. static int i915_swizzle_info(struct seq_file *m, void *data)
  1251. {
  1252. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1253. struct drm_device *dev = node->minor->dev;
  1254. struct drm_i915_private *dev_priv = dev->dev_private;
  1255. int ret;
  1256. ret = mutex_lock_interruptible(&dev->struct_mutex);
  1257. if (ret)
  1258. return ret;
  1259. seq_printf(m, "bit6 swizzle for X-tiling = %s\n",
  1260. swizzle_string(dev_priv->mm.bit_6_swizzle_x));
  1261. seq_printf(m, "bit6 swizzle for Y-tiling = %s\n",
  1262. swizzle_string(dev_priv->mm.bit_6_swizzle_y));
  1263. if (IS_GEN3(dev) || IS_GEN4(dev)) {
  1264. seq_printf(m, "DDC = 0x%08x\n",
  1265. I915_READ(DCC));
  1266. seq_printf(m, "C0DRB3 = 0x%04x\n",
  1267. I915_READ16(C0DRB3));
  1268. seq_printf(m, "C1DRB3 = 0x%04x\n",
  1269. I915_READ16(C1DRB3));
  1270. } else if (IS_GEN6(dev) || IS_GEN7(dev)) {
  1271. seq_printf(m, "MAD_DIMM_C0 = 0x%08x\n",
  1272. I915_READ(MAD_DIMM_C0));
  1273. seq_printf(m, "MAD_DIMM_C1 = 0x%08x\n",
  1274. I915_READ(MAD_DIMM_C1));
  1275. seq_printf(m, "MAD_DIMM_C2 = 0x%08x\n",
  1276. I915_READ(MAD_DIMM_C2));
  1277. seq_printf(m, "TILECTL = 0x%08x\n",
  1278. I915_READ(TILECTL));
  1279. seq_printf(m, "ARB_MODE = 0x%08x\n",
  1280. I915_READ(ARB_MODE));
  1281. seq_printf(m, "DISP_ARB_CTL = 0x%08x\n",
  1282. I915_READ(DISP_ARB_CTL));
  1283. }
  1284. mutex_unlock(&dev->struct_mutex);
  1285. return 0;
  1286. }
  1287. static int i915_ppgtt_info(struct seq_file *m, void *data)
  1288. {
  1289. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1290. struct drm_device *dev = node->minor->dev;
  1291. struct drm_i915_private *dev_priv = dev->dev_private;
  1292. struct intel_ring_buffer *ring;
  1293. int i, ret;
  1294. ret = mutex_lock_interruptible(&dev->struct_mutex);
  1295. if (ret)
  1296. return ret;
  1297. if (INTEL_INFO(dev)->gen == 6)
  1298. seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(GFX_MODE));
  1299. for_each_ring(ring, dev_priv, i) {
  1300. seq_printf(m, "%s\n", ring->name);
  1301. if (INTEL_INFO(dev)->gen == 7)
  1302. seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(RING_MODE_GEN7(ring)));
  1303. seq_printf(m, "PP_DIR_BASE: 0x%08x\n", I915_READ(RING_PP_DIR_BASE(ring)));
  1304. seq_printf(m, "PP_DIR_BASE_READ: 0x%08x\n", I915_READ(RING_PP_DIR_BASE_READ(ring)));
  1305. seq_printf(m, "PP_DIR_DCLV: 0x%08x\n", I915_READ(RING_PP_DIR_DCLV(ring)));
  1306. }
  1307. if (dev_priv->mm.aliasing_ppgtt) {
  1308. struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt;
  1309. seq_printf(m, "aliasing PPGTT:\n");
  1310. seq_printf(m, "pd gtt offset: 0x%08x\n", ppgtt->pd_offset);
  1311. }
  1312. seq_printf(m, "ECOCHK: 0x%08x\n", I915_READ(GAM_ECOCHK));
  1313. mutex_unlock(&dev->struct_mutex);
  1314. return 0;
  1315. }
  1316. static int i915_dpio_info(struct seq_file *m, void *data)
  1317. {
  1318. struct drm_info_node *node = (struct drm_info_node *) m->private;
  1319. struct drm_device *dev = node->minor->dev;
  1320. struct drm_i915_private *dev_priv = dev->dev_private;
  1321. int ret;
  1322. if (!IS_VALLEYVIEW(dev)) {
  1323. seq_printf(m, "unsupported\n");
  1324. return 0;
  1325. }
  1326. ret = mutex_lock_interruptible(&dev->mode_config.mutex);
  1327. if (ret)
  1328. return ret;
  1329. seq_printf(m, "DPIO_CTL: 0x%08x\n", I915_READ(DPIO_CTL));
  1330. seq_printf(m, "DPIO_DIV_A: 0x%08x\n",
  1331. intel_dpio_read(dev_priv, _DPIO_DIV_A));
  1332. seq_printf(m, "DPIO_DIV_B: 0x%08x\n",
  1333. intel_dpio_read(dev_priv, _DPIO_DIV_B));
  1334. seq_printf(m, "DPIO_REFSFR_A: 0x%08x\n",
  1335. intel_dpio_read(dev_priv, _DPIO_REFSFR_A));
  1336. seq_printf(m, "DPIO_REFSFR_B: 0x%08x\n",
  1337. intel_dpio_read(dev_priv, _DPIO_REFSFR_B));
  1338. seq_printf(m, "DPIO_CORE_CLK_A: 0x%08x\n",
  1339. intel_dpio_read(dev_priv, _DPIO_CORE_CLK_A));
  1340. seq_printf(m, "DPIO_CORE_CLK_B: 0x%08x\n",
  1341. intel_dpio_read(dev_priv, _DPIO_CORE_CLK_B));
  1342. seq_printf(m, "DPIO_LFP_COEFF_A: 0x%08x\n",
  1343. intel_dpio_read(dev_priv, _DPIO_LFP_COEFF_A));
  1344. seq_printf(m, "DPIO_LFP_COEFF_B: 0x%08x\n",
  1345. intel_dpio_read(dev_priv, _DPIO_LFP_COEFF_B));
  1346. seq_printf(m, "DPIO_FASTCLK_DISABLE: 0x%08x\n",
  1347. intel_dpio_read(dev_priv, DPIO_FASTCLK_DISABLE));
  1348. mutex_unlock(&dev->mode_config.mutex);
  1349. return 0;
  1350. }
  1351. static ssize_t
  1352. i915_wedged_read(struct file *filp,
  1353. char __user *ubuf,
  1354. size_t max,
  1355. loff_t *ppos)
  1356. {
  1357. struct drm_device *dev = filp->private_data;
  1358. drm_i915_private_t *dev_priv = dev->dev_private;
  1359. char buf[80];
  1360. int len;
  1361. len = snprintf(buf, sizeof(buf),
  1362. "wedged : %d\n",
  1363. atomic_read(&dev_priv->mm.wedged));
  1364. if (len > sizeof(buf))
  1365. len = sizeof(buf);
  1366. return simple_read_from_buffer(ubuf, max, ppos, buf, len);
  1367. }
  1368. static ssize_t
  1369. i915_wedged_write(struct file *filp,
  1370. const char __user *ubuf,
  1371. size_t cnt,
  1372. loff_t *ppos)
  1373. {
  1374. struct drm_device *dev = filp->private_data;
  1375. char buf[20];
  1376. int val = 1;
  1377. if (cnt > 0) {
  1378. if (cnt > sizeof(buf) - 1)
  1379. return -EINVAL;
  1380. if (copy_from_user(buf, ubuf, cnt))
  1381. return -EFAULT;
  1382. buf[cnt] = 0;
  1383. val = simple_strtoul(buf, NULL, 0);
  1384. }
  1385. DRM_INFO("Manually setting wedged to %d\n", val);
  1386. i915_handle_error(dev, val);
  1387. return cnt;
  1388. }
  1389. static const struct file_operations i915_wedged_fops = {
  1390. .owner = THIS_MODULE,
  1391. .open = simple_open,
  1392. .read = i915_wedged_read,
  1393. .write = i915_wedged_write,
  1394. .llseek = default_llseek,
  1395. };
  1396. static ssize_t
  1397. i915_ring_stop_read(struct file *filp,
  1398. char __user *ubuf,
  1399. size_t max,
  1400. loff_t *ppos)
  1401. {
  1402. struct drm_device *dev = filp->private_data;
  1403. drm_i915_private_t *dev_priv = dev->dev_private;
  1404. char buf[20];
  1405. int len;
  1406. len = snprintf(buf, sizeof(buf),
  1407. "0x%08x\n", dev_priv->stop_rings);
  1408. if (len > sizeof(buf))
  1409. len = sizeof(buf);
  1410. return simple_read_from_buffer(ubuf, max, ppos, buf, len);
  1411. }
  1412. static ssize_t
  1413. i915_ring_stop_write(struct file *filp,
  1414. const char __user *ubuf,
  1415. size_t cnt,
  1416. loff_t *ppos)
  1417. {
  1418. struct drm_device *dev = filp->private_data;
  1419. struct drm_i915_private *dev_priv = dev->dev_private;
  1420. char buf[20];
  1421. int val = 0, ret;
  1422. if (cnt > 0) {
  1423. if (cnt > sizeof(buf) - 1)
  1424. return -EINVAL;
  1425. if (copy_from_user(buf, ubuf, cnt))
  1426. return -EFAULT;
  1427. buf[cnt] = 0;
  1428. val = simple_strtoul(buf, NULL, 0);
  1429. }
  1430. DRM_DEBUG_DRIVER("Stopping rings 0x%08x\n", val);
  1431. ret = mutex_lock_interruptible(&dev->struct_mutex);
  1432. if (ret)
  1433. return ret;
  1434. dev_priv->stop_rings = val;
  1435. mutex_unlock(&dev->struct_mutex);
  1436. return cnt;
  1437. }
  1438. static const struct file_operations i915_ring_stop_fops = {
  1439. .owner = THIS_MODULE,
  1440. .open = simple_open,
  1441. .read = i915_ring_stop_read,
  1442. .write = i915_ring_stop_write,
  1443. .llseek = default_llseek,
  1444. };
  1445. static ssize_t
  1446. i915_max_freq_read(struct file *filp,
  1447. char __user *ubuf,
  1448. size_t max,
  1449. loff_t *ppos)
  1450. {
  1451. struct drm_device *dev = filp->private_data;
  1452. drm_i915_private_t *dev_priv = dev->dev_private;
  1453. char buf[80];
  1454. int len, ret;
  1455. if (!(IS_GEN6(dev) || IS_GEN7(dev)))
  1456. return -ENODEV;
  1457. ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
  1458. if (ret)
  1459. return ret;
  1460. len = snprintf(buf, sizeof(buf),
  1461. "max freq: %d\n", dev_priv->rps.max_delay * GT_FREQUENCY_MULTIPLIER);
  1462. mutex_unlock(&dev_priv->rps.hw_lock);
  1463. if (len > sizeof(buf))
  1464. len = sizeof(buf);
  1465. return simple_read_from_buffer(ubuf, max, ppos, buf, len);
  1466. }
  1467. static ssize_t
  1468. i915_max_freq_write(struct file *filp,
  1469. const char __user *ubuf,
  1470. size_t cnt,
  1471. loff_t *ppos)
  1472. {
  1473. struct drm_device *dev = filp->private_data;
  1474. struct drm_i915_private *dev_priv = dev->dev_private;
  1475. char buf[20];
  1476. int val = 1, ret;
  1477. if (!(IS_GEN6(dev) || IS_GEN7(dev)))
  1478. return -ENODEV;
  1479. if (cnt > 0) {
  1480. if (cnt > sizeof(buf) - 1)
  1481. return -EINVAL;
  1482. if (copy_from_user(buf, ubuf, cnt))
  1483. return -EFAULT;
  1484. buf[cnt] = 0;
  1485. val = simple_strtoul(buf, NULL, 0);
  1486. }
  1487. DRM_DEBUG_DRIVER("Manually setting max freq to %d\n", val);
  1488. ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
  1489. if (ret)
  1490. return ret;
  1491. /*
  1492. * Turbo will still be enabled, but won't go above the set value.
  1493. */
  1494. dev_priv->rps.max_delay = val / GT_FREQUENCY_MULTIPLIER;
  1495. gen6_set_rps(dev, val / GT_FREQUENCY_MULTIPLIER);
  1496. mutex_unlock(&dev_priv->rps.hw_lock);
  1497. return cnt;
  1498. }
  1499. static const struct file_operations i915_max_freq_fops = {
  1500. .owner = THIS_MODULE,
  1501. .open = simple_open,
  1502. .read = i915_max_freq_read,
  1503. .write = i915_max_freq_write,
  1504. .llseek = default_llseek,
  1505. };
  1506. static ssize_t
  1507. i915_min_freq_read(struct file *filp, char __user *ubuf, size_t max,
  1508. loff_t *ppos)
  1509. {
  1510. struct drm_device *dev = filp->private_data;
  1511. drm_i915_private_t *dev_priv = dev->dev_private;
  1512. char buf[80];
  1513. int len, ret;
  1514. if (!(IS_GEN6(dev) || IS_GEN7(dev)))
  1515. return -ENODEV;
  1516. ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
  1517. if (ret)
  1518. return ret;
  1519. len = snprintf(buf, sizeof(buf),
  1520. "min freq: %d\n", dev_priv->rps.min_delay * GT_FREQUENCY_MULTIPLIER);
  1521. mutex_unlock(&dev_priv->rps.hw_lock);
  1522. if (len > sizeof(buf))
  1523. len = sizeof(buf);
  1524. return simple_read_from_buffer(ubuf, max, ppos, buf, len);
  1525. }
  1526. static ssize_t
  1527. i915_min_freq_write(struct file *filp, const char __user *ubuf, size_t cnt,
  1528. loff_t *ppos)
  1529. {
  1530. struct drm_device *dev = filp->private_data;
  1531. struct drm_i915_private *dev_priv = dev->dev_private;
  1532. char buf[20];
  1533. int val = 1, ret;
  1534. if (!(IS_GEN6(dev) || IS_GEN7(dev)))
  1535. return -ENODEV;
  1536. if (cnt > 0) {
  1537. if (cnt > sizeof(buf) - 1)
  1538. return -EINVAL;
  1539. if (copy_from_user(buf, ubuf, cnt))
  1540. return -EFAULT;
  1541. buf[cnt] = 0;
  1542. val = simple_strtoul(buf, NULL, 0);
  1543. }
  1544. DRM_DEBUG_DRIVER("Manually setting min freq to %d\n", val);
  1545. ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock);
  1546. if (ret)
  1547. return ret;
  1548. /*
  1549. * Turbo will still be enabled, but won't go below the set value.
  1550. */
  1551. dev_priv->rps.min_delay = val / GT_FREQUENCY_MULTIPLIER;
  1552. gen6_set_rps(dev, val / GT_FREQUENCY_MULTIPLIER);
  1553. mutex_unlock(&dev_priv->rps.hw_lock);
  1554. return cnt;
  1555. }
  1556. static const struct file_operations i915_min_freq_fops = {
  1557. .owner = THIS_MODULE,
  1558. .open = simple_open,
  1559. .read = i915_min_freq_read,
  1560. .write = i915_min_freq_write,
  1561. .llseek = default_llseek,
  1562. };
  1563. static ssize_t
  1564. i915_cache_sharing_read(struct file *filp,
  1565. char __user *ubuf,
  1566. size_t max,
  1567. loff_t *ppos)
  1568. {
  1569. struct drm_device *dev = filp->private_data;
  1570. drm_i915_private_t *dev_priv = dev->dev_private;
  1571. char buf[80];
  1572. u32 snpcr;
  1573. int len, ret;
  1574. if (!(IS_GEN6(dev) || IS_GEN7(dev)))
  1575. return -ENODEV;
  1576. ret = mutex_lock_interruptible(&dev->struct_mutex);
  1577. if (ret)
  1578. return ret;
  1579. snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
  1580. mutex_unlock(&dev_priv->dev->struct_mutex);
  1581. len = snprintf(buf, sizeof(buf),
  1582. "%d\n", (snpcr & GEN6_MBC_SNPCR_MASK) >>
  1583. GEN6_MBC_SNPCR_SHIFT);
  1584. if (len > sizeof(buf))
  1585. len = sizeof(buf);
  1586. return simple_read_from_buffer(ubuf, max, ppos, buf, len);
  1587. }
  1588. static ssize_t
  1589. i915_cache_sharing_write(struct file *filp,
  1590. const char __user *ubuf,
  1591. size_t cnt,
  1592. loff_t *ppos)
  1593. {
  1594. struct drm_device *dev = filp->private_data;
  1595. struct drm_i915_private *dev_priv = dev->dev_private;
  1596. char buf[20];
  1597. u32 snpcr;
  1598. int val = 1;
  1599. if (!(IS_GEN6(dev) || IS_GEN7(dev)))
  1600. return -ENODEV;
  1601. if (cnt > 0) {
  1602. if (cnt > sizeof(buf) - 1)
  1603. return -EINVAL;
  1604. if (copy_from_user(buf, ubuf, cnt))
  1605. return -EFAULT;
  1606. buf[cnt] = 0;
  1607. val = simple_strtoul(buf, NULL, 0);
  1608. }
  1609. if (val < 0 || val > 3)
  1610. return -EINVAL;
  1611. DRM_DEBUG_DRIVER("Manually setting uncore sharing to %d\n", val);
  1612. /* Update the cache sharing policy here as well */
  1613. snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
  1614. snpcr &= ~GEN6_MBC_SNPCR_MASK;
  1615. snpcr |= (val << GEN6_MBC_SNPCR_SHIFT);
  1616. I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);
  1617. return cnt;
  1618. }
  1619. static const struct file_operations i915_cache_sharing_fops = {
  1620. .owner = THIS_MODULE,
  1621. .open = simple_open,
  1622. .read = i915_cache_sharing_read,
  1623. .write = i915_cache_sharing_write,
  1624. .llseek = default_llseek,
  1625. };
  1626. /* As the drm_debugfs_init() routines are called before dev->dev_private is
  1627. * allocated we need to hook into the minor for release. */
  1628. static int
  1629. drm_add_fake_info_node(struct drm_minor *minor,
  1630. struct dentry *ent,
  1631. const void *key)
  1632. {
  1633. struct drm_info_node *node;
  1634. node = kmalloc(sizeof(struct drm_info_node), GFP_KERNEL);
  1635. if (node == NULL) {
  1636. debugfs_remove(ent);
  1637. return -ENOMEM;
  1638. }
  1639. node->minor = minor;
  1640. node->dent = ent;
  1641. node->info_ent = (void *) key;
  1642. mutex_lock(&minor->debugfs_lock);
  1643. list_add(&node->list, &minor->debugfs_list);
  1644. mutex_unlock(&minor->debugfs_lock);
  1645. return 0;
  1646. }
  1647. static int i915_forcewake_open(struct inode *inode, struct file *file)
  1648. {
  1649. struct drm_device *dev = inode->i_private;
  1650. struct drm_i915_private *dev_priv = dev->dev_private;
  1651. if (INTEL_INFO(dev)->gen < 6)
  1652. return 0;
  1653. gen6_gt_force_wake_get(dev_priv);
  1654. return 0;
  1655. }
  1656. static int i915_forcewake_release(struct inode *inode, struct file *file)
  1657. {
  1658. struct drm_device *dev = inode->i_private;
  1659. struct drm_i915_private *dev_priv = dev->dev_private;
  1660. if (INTEL_INFO(dev)->gen < 6)
  1661. return 0;
  1662. gen6_gt_force_wake_put(dev_priv);
  1663. return 0;
  1664. }
  1665. static const struct file_operations i915_forcewake_fops = {
  1666. .owner = THIS_MODULE,
  1667. .open = i915_forcewake_open,
  1668. .release = i915_forcewake_release,
  1669. };
  1670. static int i915_forcewake_create(struct dentry *root, struct drm_minor *minor)
  1671. {
  1672. struct drm_device *dev = minor->dev;
  1673. struct dentry *ent;
  1674. ent = debugfs_create_file("i915_forcewake_user",
  1675. S_IRUSR,
  1676. root, dev,
  1677. &i915_forcewake_fops);
  1678. if (IS_ERR(ent))
  1679. return PTR_ERR(ent);
  1680. return drm_add_fake_info_node(minor, ent, &i915_forcewake_fops);
  1681. }
  1682. static int i915_debugfs_create(struct dentry *root,
  1683. struct drm_minor *minor,
  1684. const char *name,
  1685. const struct file_operations *fops)
  1686. {
  1687. struct drm_device *dev = minor->dev;
  1688. struct dentry *ent;
  1689. ent = debugfs_create_file(name,
  1690. S_IRUGO | S_IWUSR,
  1691. root, dev,
  1692. fops);
  1693. if (IS_ERR(ent))
  1694. return PTR_ERR(ent);
  1695. return drm_add_fake_info_node(minor, ent, fops);
  1696. }
  1697. static struct drm_info_list i915_debugfs_list[] = {
  1698. {"i915_capabilities", i915_capabilities, 0},
  1699. {"i915_gem_objects", i915_gem_object_info, 0},
  1700. {"i915_gem_gtt", i915_gem_gtt_info, 0},
  1701. {"i915_gem_pinned", i915_gem_gtt_info, 0, (void *) PINNED_LIST},
  1702. {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST},
  1703. {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST},
  1704. {"i915_gem_pageflip", i915_gem_pageflip_info, 0},
  1705. {"i915_gem_request", i915_gem_request_info, 0},
  1706. {"i915_gem_seqno", i915_gem_seqno_info, 0},
  1707. {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0},
  1708. {"i915_gem_interrupt", i915_interrupt_info, 0},
  1709. {"i915_gem_hws", i915_hws_info, 0, (void *)RCS},
  1710. {"i915_gem_hws_blt", i915_hws_info, 0, (void *)BCS},
  1711. {"i915_gem_hws_bsd", i915_hws_info, 0, (void *)VCS},
  1712. {"i915_rstdby_delays", i915_rstdby_delays, 0},
  1713. {"i915_cur_delayinfo", i915_cur_delayinfo, 0},
  1714. {"i915_delayfreq_table", i915_delayfreq_table, 0},
  1715. {"i915_inttoext_table", i915_inttoext_table, 0},
  1716. {"i915_drpc_info", i915_drpc_info, 0},
  1717. {"i915_emon_status", i915_emon_status, 0},
  1718. {"i915_ring_freq_table", i915_ring_freq_table, 0},
  1719. {"i915_gfxec", i915_gfxec, 0},
  1720. {"i915_fbc_status", i915_fbc_status, 0},
  1721. {"i915_sr_status", i915_sr_status, 0},
  1722. {"i915_opregion", i915_opregion, 0},
  1723. {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0},
  1724. {"i915_context_status", i915_context_status, 0},
  1725. {"i915_gen6_forcewake_count", i915_gen6_forcewake_count_info, 0},
  1726. {"i915_swizzle_info", i915_swizzle_info, 0},
  1727. {"i915_ppgtt_info", i915_ppgtt_info, 0},
  1728. {"i915_dpio", i915_dpio_info, 0},
  1729. };
  1730. #define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list)
  1731. int i915_debugfs_init(struct drm_minor *minor)
  1732. {
  1733. int ret;
  1734. ret = i915_debugfs_create(minor->debugfs_root, minor,
  1735. "i915_wedged",
  1736. &i915_wedged_fops);
  1737. if (ret)
  1738. return ret;
  1739. ret = i915_forcewake_create(minor->debugfs_root, minor);
  1740. if (ret)
  1741. return ret;
  1742. ret = i915_debugfs_create(minor->debugfs_root, minor,
  1743. "i915_max_freq",
  1744. &i915_max_freq_fops);
  1745. if (ret)
  1746. return ret;
  1747. ret = i915_debugfs_create(minor->debugfs_root, minor,
  1748. "i915_min_freq",
  1749. &i915_min_freq_fops);
  1750. if (ret)
  1751. return ret;
  1752. ret = i915_debugfs_create(minor->debugfs_root, minor,
  1753. "i915_cache_sharing",
  1754. &i915_cache_sharing_fops);
  1755. if (ret)
  1756. return ret;
  1757. ret = i915_debugfs_create(minor->debugfs_root, minor,
  1758. "i915_ring_stop",
  1759. &i915_ring_stop_fops);
  1760. if (ret)
  1761. return ret;
  1762. ret = i915_debugfs_create(minor->debugfs_root, minor,
  1763. "i915_error_state",
  1764. &i915_error_state_fops);
  1765. if (ret)
  1766. return ret;
  1767. return drm_debugfs_create_files(i915_debugfs_list,
  1768. I915_DEBUGFS_ENTRIES,
  1769. minor->debugfs_root, minor);
  1770. }
  1771. void i915_debugfs_cleanup(struct drm_minor *minor)
  1772. {
  1773. drm_debugfs_remove_files(i915_debugfs_list,
  1774. I915_DEBUGFS_ENTRIES, minor);
  1775. drm_debugfs_remove_files((struct drm_info_list *) &i915_forcewake_fops,
  1776. 1, minor);
  1777. drm_debugfs_remove_files((struct drm_info_list *) &i915_wedged_fops,
  1778. 1, minor);
  1779. drm_debugfs_remove_files((struct drm_info_list *) &i915_max_freq_fops,
  1780. 1, minor);
  1781. drm_debugfs_remove_files((struct drm_info_list *) &i915_min_freq_fops,
  1782. 1, minor);
  1783. drm_debugfs_remove_files((struct drm_info_list *) &i915_cache_sharing_fops,
  1784. 1, minor);
  1785. drm_debugfs_remove_files((struct drm_info_list *) &i915_ring_stop_fops,
  1786. 1, minor);
  1787. drm_debugfs_remove_files((struct drm_info_list *) &i915_error_state_fops,
  1788. 1, minor);
  1789. }
  1790. #endif /* CONFIG_DEBUG_FS */