at91sam9263.dtsi 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226
  1. /*
  2. * at91sam9263.dtsi - Device Tree Include file for AT91SAM9263 family SoC
  3. *
  4. * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  5. *
  6. * Licensed under GPLv2 only.
  7. */
  8. /include/ "skeleton.dtsi"
  9. / {
  10. model = "Atmel AT91SAM9263 family SoC";
  11. compatible = "atmel,at91sam9263";
  12. interrupt-parent = <&aic>;
  13. aliases {
  14. serial0 = &dbgu;
  15. serial1 = &usart0;
  16. serial2 = &usart1;
  17. serial3 = &usart2;
  18. gpio0 = &pioA;
  19. gpio1 = &pioB;
  20. gpio2 = &pioC;
  21. gpio3 = &pioD;
  22. gpio4 = &pioE;
  23. tcb0 = &tcb0;
  24. };
  25. cpus {
  26. cpu@0 {
  27. compatible = "arm,arm926ejs";
  28. };
  29. };
  30. memory {
  31. reg = <0x20000000 0x08000000>;
  32. };
  33. ahb {
  34. compatible = "simple-bus";
  35. #address-cells = <1>;
  36. #size-cells = <1>;
  37. ranges;
  38. apb {
  39. compatible = "simple-bus";
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. ranges;
  43. aic: interrupt-controller@fffff000 {
  44. #interrupt-cells = <3>;
  45. compatible = "atmel,at91rm9200-aic";
  46. interrupt-controller;
  47. reg = <0xfffff000 0x200>;
  48. atmel,external-irqs = <30 31>;
  49. };
  50. pmc: pmc@fffffc00 {
  51. compatible = "atmel,at91rm9200-pmc";
  52. reg = <0xfffffc00 0x100>;
  53. };
  54. ramc: ramc@ffffe200 {
  55. compatible = "atmel,at91sam9260-sdramc";
  56. reg = <0xffffe200 0x200
  57. 0xffffe800 0x200>;
  58. };
  59. pit: timer@fffffd30 {
  60. compatible = "atmel,at91sam9260-pit";
  61. reg = <0xfffffd30 0xf>;
  62. interrupts = <1 4 7>;
  63. };
  64. tcb0: timer@fff7c000 {
  65. compatible = "atmel,at91rm9200-tcb";
  66. reg = <0xfff7c000 0x100>;
  67. interrupts = <19 4 0>;
  68. };
  69. rstc@fffffd00 {
  70. compatible = "atmel,at91sam9260-rstc";
  71. reg = <0xfffffd00 0x10>;
  72. };
  73. shdwc@fffffd10 {
  74. compatible = "atmel,at91sam9260-shdwc";
  75. reg = <0xfffffd10 0x10>;
  76. };
  77. pioA: gpio@fffff200 {
  78. compatible = "atmel,at91rm9200-gpio";
  79. reg = <0xfffff200 0x100>;
  80. interrupts = <2 4 1>;
  81. #gpio-cells = <2>;
  82. gpio-controller;
  83. interrupt-controller;
  84. #interrupt-cells = <2>;
  85. };
  86. pioB: gpio@fffff400 {
  87. compatible = "atmel,at91rm9200-gpio";
  88. reg = <0xfffff400 0x100>;
  89. interrupts = <3 4 1>;
  90. #gpio-cells = <2>;
  91. gpio-controller;
  92. interrupt-controller;
  93. #interrupt-cells = <2>;
  94. };
  95. pioC: gpio@fffff600 {
  96. compatible = "atmel,at91rm9200-gpio";
  97. reg = <0xfffff600 0x100>;
  98. interrupts = <4 4 1>;
  99. #gpio-cells = <2>;
  100. gpio-controller;
  101. interrupt-controller;
  102. #interrupt-cells = <2>;
  103. };
  104. pioD: gpio@fffff800 {
  105. compatible = "atmel,at91rm9200-gpio";
  106. reg = <0xfffff800 0x100>;
  107. interrupts = <4 4 1>;
  108. #gpio-cells = <2>;
  109. gpio-controller;
  110. interrupt-controller;
  111. #interrupt-cells = <2>;
  112. };
  113. pioE: gpio@fffffa00 {
  114. compatible = "atmel,at91rm9200-gpio";
  115. reg = <0xfffffa00 0x100>;
  116. interrupts = <4 4 1>;
  117. #gpio-cells = <2>;
  118. gpio-controller;
  119. interrupt-controller;
  120. #interrupt-cells = <2>;
  121. };
  122. dbgu: serial@ffffee00 {
  123. compatible = "atmel,at91sam9260-usart";
  124. reg = <0xffffee00 0x200>;
  125. interrupts = <1 4 7>;
  126. status = "disabled";
  127. };
  128. usart0: serial@fff8c000 {
  129. compatible = "atmel,at91sam9260-usart";
  130. reg = <0xfff8c000 0x200>;
  131. interrupts = <7 4 5>;
  132. atmel,use-dma-rx;
  133. atmel,use-dma-tx;
  134. status = "disabled";
  135. };
  136. usart1: serial@fff90000 {
  137. compatible = "atmel,at91sam9260-usart";
  138. reg = <0xfff90000 0x200>;
  139. interrupts = <8 4 5>;
  140. atmel,use-dma-rx;
  141. atmel,use-dma-tx;
  142. status = "disabled";
  143. };
  144. usart2: serial@fff94000 {
  145. compatible = "atmel,at91sam9260-usart";
  146. reg = <0xfff94000 0x200>;
  147. interrupts = <9 4 5>;
  148. atmel,use-dma-rx;
  149. atmel,use-dma-tx;
  150. status = "disabled";
  151. };
  152. macb0: ethernet@fffbc000 {
  153. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  154. reg = <0xfffbc000 0x100>;
  155. interrupts = <21 4 3>;
  156. status = "disabled";
  157. };
  158. usb1: gadget@fff78000 {
  159. compatible = "atmel,at91rm9200-udc";
  160. reg = <0xfff78000 0x4000>;
  161. interrupts = <24 4 2>;
  162. status = "disabled";
  163. };
  164. };
  165. nand0: nand@40000000 {
  166. compatible = "atmel,at91rm9200-nand";
  167. #address-cells = <1>;
  168. #size-cells = <1>;
  169. reg = <0x40000000 0x10000000
  170. 0xffffe000 0x200
  171. >;
  172. atmel,nand-addr-offset = <21>;
  173. atmel,nand-cmd-offset = <22>;
  174. gpios = <&pioA 22 0
  175. &pioD 15 0
  176. 0
  177. >;
  178. status = "disabled";
  179. };
  180. usb0: ohci@00a00000 {
  181. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  182. reg = <0x00a00000 0x100000>;
  183. interrupts = <29 4 2>;
  184. status = "disabled";
  185. };
  186. };
  187. i2c@0 {
  188. compatible = "i2c-gpio";
  189. gpios = <&pioB 4 0 /* sda */
  190. &pioB 5 0 /* scl */
  191. >;
  192. i2c-gpio,sda-open-drain;
  193. i2c-gpio,scl-open-drain;
  194. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  195. #address-cells = <1>;
  196. #size-cells = <0>;
  197. status = "disabled";
  198. };
  199. };