at91sam9260.dtsi 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277
  1. /*
  2. * at91sam9260.dtsi - Device Tree Include file for AT91SAM9260 family SoC
  3. *
  4. * Copyright (C) 2011 Atmel,
  5. * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>,
  6. * 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  7. *
  8. * Licensed under GPLv2 or later.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. model = "Atmel AT91SAM9260 family SoC";
  13. compatible = "atmel,at91sam9260";
  14. interrupt-parent = <&aic>;
  15. aliases {
  16. serial0 = &dbgu;
  17. serial1 = &usart0;
  18. serial2 = &usart1;
  19. serial3 = &usart2;
  20. serial4 = &usart3;
  21. serial5 = &usart4;
  22. serial6 = &usart5;
  23. gpio0 = &pioA;
  24. gpio1 = &pioB;
  25. gpio2 = &pioC;
  26. tcb0 = &tcb0;
  27. tcb1 = &tcb1;
  28. };
  29. cpus {
  30. cpu@0 {
  31. compatible = "arm,arm926ejs";
  32. };
  33. };
  34. memory {
  35. reg = <0x20000000 0x04000000>;
  36. };
  37. ahb {
  38. compatible = "simple-bus";
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. ranges;
  42. apb {
  43. compatible = "simple-bus";
  44. #address-cells = <1>;
  45. #size-cells = <1>;
  46. ranges;
  47. aic: interrupt-controller@fffff000 {
  48. #interrupt-cells = <3>;
  49. compatible = "atmel,at91rm9200-aic";
  50. interrupt-controller;
  51. reg = <0xfffff000 0x200>;
  52. atmel,external-irqs = <29 30 31>;
  53. };
  54. ramc0: ramc@ffffea00 {
  55. compatible = "atmel,at91sam9260-sdramc";
  56. reg = <0xffffea00 0x200>;
  57. };
  58. pmc: pmc@fffffc00 {
  59. compatible = "atmel,at91rm9200-pmc";
  60. reg = <0xfffffc00 0x100>;
  61. };
  62. rstc@fffffd00 {
  63. compatible = "atmel,at91sam9260-rstc";
  64. reg = <0xfffffd00 0x10>;
  65. };
  66. shdwc@fffffd10 {
  67. compatible = "atmel,at91sam9260-shdwc";
  68. reg = <0xfffffd10 0x10>;
  69. };
  70. pit: timer@fffffd30 {
  71. compatible = "atmel,at91sam9260-pit";
  72. reg = <0xfffffd30 0xf>;
  73. interrupts = <1 4 7>;
  74. };
  75. tcb0: timer@fffa0000 {
  76. compatible = "atmel,at91rm9200-tcb";
  77. reg = <0xfffa0000 0x100>;
  78. interrupts = <17 4 0 18 4 0 19 4 0>;
  79. };
  80. tcb1: timer@fffdc000 {
  81. compatible = "atmel,at91rm9200-tcb";
  82. reg = <0xfffdc000 0x100>;
  83. interrupts = <26 4 0 27 4 0 28 4 0>;
  84. };
  85. pioA: gpio@fffff400 {
  86. compatible = "atmel,at91rm9200-gpio";
  87. reg = <0xfffff400 0x100>;
  88. interrupts = <2 4 1>;
  89. #gpio-cells = <2>;
  90. gpio-controller;
  91. interrupt-controller;
  92. #interrupt-cells = <2>;
  93. };
  94. pioB: gpio@fffff600 {
  95. compatible = "atmel,at91rm9200-gpio";
  96. reg = <0xfffff600 0x100>;
  97. interrupts = <3 4 1>;
  98. #gpio-cells = <2>;
  99. gpio-controller;
  100. interrupt-controller;
  101. #interrupt-cells = <2>;
  102. };
  103. pioC: gpio@fffff800 {
  104. compatible = "atmel,at91rm9200-gpio";
  105. reg = <0xfffff800 0x100>;
  106. interrupts = <4 4 1>;
  107. #gpio-cells = <2>;
  108. gpio-controller;
  109. interrupt-controller;
  110. #interrupt-cells = <2>;
  111. };
  112. dbgu: serial@fffff200 {
  113. compatible = "atmel,at91sam9260-usart";
  114. reg = <0xfffff200 0x200>;
  115. interrupts = <1 4 7>;
  116. status = "disabled";
  117. };
  118. usart0: serial@fffb0000 {
  119. compatible = "atmel,at91sam9260-usart";
  120. reg = <0xfffb0000 0x200>;
  121. interrupts = <6 4 5>;
  122. atmel,use-dma-rx;
  123. atmel,use-dma-tx;
  124. status = "disabled";
  125. };
  126. usart1: serial@fffb4000 {
  127. compatible = "atmel,at91sam9260-usart";
  128. reg = <0xfffb4000 0x200>;
  129. interrupts = <7 4 5>;
  130. atmel,use-dma-rx;
  131. atmel,use-dma-tx;
  132. status = "disabled";
  133. };
  134. usart2: serial@fffb8000 {
  135. compatible = "atmel,at91sam9260-usart";
  136. reg = <0xfffb8000 0x200>;
  137. interrupts = <8 4 5>;
  138. atmel,use-dma-rx;
  139. atmel,use-dma-tx;
  140. status = "disabled";
  141. };
  142. usart3: serial@fffd0000 {
  143. compatible = "atmel,at91sam9260-usart";
  144. reg = <0xfffd0000 0x200>;
  145. interrupts = <23 4 5>;
  146. atmel,use-dma-rx;
  147. atmel,use-dma-tx;
  148. status = "disabled";
  149. };
  150. usart4: serial@fffd4000 {
  151. compatible = "atmel,at91sam9260-usart";
  152. reg = <0xfffd4000 0x200>;
  153. interrupts = <24 4 5>;
  154. atmel,use-dma-rx;
  155. atmel,use-dma-tx;
  156. status = "disabled";
  157. };
  158. usart5: serial@fffd8000 {
  159. compatible = "atmel,at91sam9260-usart";
  160. reg = <0xfffd8000 0x200>;
  161. interrupts = <25 4 5>;
  162. atmel,use-dma-rx;
  163. atmel,use-dma-tx;
  164. status = "disabled";
  165. };
  166. macb0: ethernet@fffc4000 {
  167. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  168. reg = <0xfffc4000 0x100>;
  169. interrupts = <21 4 3>;
  170. status = "disabled";
  171. };
  172. usb1: gadget@fffa4000 {
  173. compatible = "atmel,at91rm9200-udc";
  174. reg = <0xfffa4000 0x4000>;
  175. interrupts = <10 4 2>;
  176. status = "disabled";
  177. };
  178. adc0: adc@fffe0000 {
  179. compatible = "atmel,at91sam9260-adc";
  180. reg = <0xfffe0000 0x100>;
  181. interrupts = <5 4 0>;
  182. atmel,adc-use-external-triggers;
  183. atmel,adc-channels-used = <0xf>;
  184. atmel,adc-vref = <3300>;
  185. atmel,adc-num-channels = <4>;
  186. atmel,adc-startup-time = <15>;
  187. atmel,adc-channel-base = <0x30>;
  188. atmel,adc-drdy-mask = <0x10000>;
  189. atmel,adc-status-register = <0x1c>;
  190. atmel,adc-trigger-register = <0x04>;
  191. trigger@0 {
  192. trigger-name = "timer-counter-0";
  193. trigger-value = <0x1>;
  194. };
  195. trigger@1 {
  196. trigger-name = "timer-counter-1";
  197. trigger-value = <0x3>;
  198. };
  199. trigger@2 {
  200. trigger-name = "timer-counter-2";
  201. trigger-value = <0x5>;
  202. };
  203. trigger@3 {
  204. trigger-name = "external";
  205. trigger-value = <0x13>;
  206. trigger-external;
  207. };
  208. };
  209. };
  210. nand0: nand@40000000 {
  211. compatible = "atmel,at91rm9200-nand";
  212. #address-cells = <1>;
  213. #size-cells = <1>;
  214. reg = <0x40000000 0x10000000
  215. 0xffffe800 0x200
  216. >;
  217. atmel,nand-addr-offset = <21>;
  218. atmel,nand-cmd-offset = <22>;
  219. gpios = <&pioC 13 0
  220. &pioC 14 0
  221. 0
  222. >;
  223. status = "disabled";
  224. };
  225. usb0: ohci@00500000 {
  226. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  227. reg = <0x00500000 0x100000>;
  228. interrupts = <20 4 2>;
  229. status = "disabled";
  230. };
  231. };
  232. i2c@0 {
  233. compatible = "i2c-gpio";
  234. gpios = <&pioA 23 0 /* sda */
  235. &pioA 24 0 /* scl */
  236. >;
  237. i2c-gpio,sda-open-drain;
  238. i2c-gpio,scl-open-drain;
  239. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  240. #address-cells = <1>;
  241. #size-cells = <0>;
  242. status = "disabled";
  243. };
  244. };