b4860si-post.dtsi 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. /*
  2. * B4860 Silicon/SoC Device Tree Source (post include)
  3. *
  4. * Copyright 2012 Freescale Semiconductor Inc.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions are met:
  8. * * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * * Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * * Neither the name of Freescale Semiconductor nor the
  14. * names of its contributors may be used to endorse or promote products
  15. * derived from this software without specific prior written permission.
  16. *
  17. *
  18. * ALTERNATIVELY, this software may be distributed under the terms of the
  19. * GNU General Public License ("GPL") as published by the Free Software
  20. * Foundation, either version 2 of that License or (at your option) any
  21. * later version.
  22. *
  23. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
  24. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  27. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  28. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  29. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  30. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  31. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  32. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33. */
  34. /include/ "b4si-post.dtsi"
  35. /* controller at 0x200000 */
  36. &pci0 {
  37. compatible = "fsl,b4860-pcie", "fsl,qoriq-pcie-v2.4";
  38. };
  39. &rio {
  40. compatible = "fsl,srio";
  41. interrupts = <16 2 1 11>;
  42. #address-cells = <2>;
  43. #size-cells = <2>;
  44. fsl,iommu-parent = <&pamu0>;
  45. ranges;
  46. port1 {
  47. #address-cells = <2>;
  48. #size-cells = <2>;
  49. cell-index = <1>;
  50. fsl,liodn-reg = <&guts 0x510>; /* RIO1LIODNR */
  51. };
  52. port2 {
  53. #address-cells = <2>;
  54. #size-cells = <2>;
  55. cell-index = <2>;
  56. fsl,liodn-reg = <&guts 0x514>; /* RIO2LIODNR */
  57. };
  58. };
  59. &dcsr {
  60. dcsr-epu@0 {
  61. compatible = "fsl,b4860-dcsr-epu", "fsl,dcsr-epu";
  62. };
  63. dcsr-npc {
  64. compatible = "fsl,b4860-dcsr-cnpc", "fsl,dcsr-cnpc";
  65. };
  66. dcsr-dpaa@9000 {
  67. compatible = "fsl,b4860-dcsr-dpaa", "fsl,dcsr-dpaa";
  68. };
  69. dcsr-ocn@11000 {
  70. compatible = "fsl,b4860-dcsr-ocn", "fsl,dcsr-ocn";
  71. };
  72. dcsr-ddr@13000 {
  73. compatible = "fsl,dcsr-ddr";
  74. dev-handle = <&ddr2>;
  75. reg = <0x13000 0x1000>;
  76. };
  77. dcsr-nal@18000 {
  78. compatible = "fsl,b4860-dcsr-nal", "fsl,dcsr-nal";
  79. };
  80. dcsr-rcpm@22000 {
  81. compatible = "fsl,b4860-dcsr-rcpm", "fsl,dcsr-rcpm";
  82. };
  83. dcsr-snpc@30000 {
  84. compatible = "fsl,b4860-dcsr-snpc", "fsl,dcsr-snpc";
  85. };
  86. dcsr-snpc@31000 {
  87. compatible = "fsl,b4860-dcsr-snpc", "fsl,dcsr-snpc";
  88. };
  89. dcsr-cpu-sb-proxy@108000 {
  90. compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
  91. cpu-handle = <&cpu1>;
  92. reg = <0x108000 0x1000 0x109000 0x1000>;
  93. };
  94. dcsr-cpu-sb-proxy@110000 {
  95. compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
  96. cpu-handle = <&cpu2>;
  97. reg = <0x110000 0x1000 0x111000 0x1000>;
  98. };
  99. dcsr-cpu-sb-proxy@118000 {
  100. compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
  101. cpu-handle = <&cpu3>;
  102. reg = <0x118000 0x1000 0x119000 0x1000>;
  103. };
  104. };
  105. &soc {
  106. ddr2: memory-controller@9000 {
  107. compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
  108. reg = <0x9000 0x1000>;
  109. interrupts = <16 2 1 9>;
  110. };
  111. cpc: l3-cache-controller@10000 {
  112. compatible = "fsl,b4860-l3-cache-controller", "cache";
  113. };
  114. corenet-cf@18000 {
  115. compatible = "fsl,b4860-corenet-cf";
  116. };
  117. guts: global-utilities@e0000 {
  118. compatible = "fsl,b4860-device-config", "fsl,qoriq-device-config-2.0";
  119. };
  120. clockgen: global-utilities@e1000 {
  121. compatible = "fsl,b4860-clockgen", "fsl,qoriq-clockgen-2.0";
  122. };
  123. rcpm: global-utilities@e2000 {
  124. compatible = "fsl,b4860-rcpm", "fsl,qoriq-rcpm-2.0";
  125. };
  126. L2: l2-cache-controller@c20000 {
  127. compatible = "fsl,b4860-l2-cache-controller";
  128. };
  129. };