qlcnic_init.c 40 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677
  1. /*
  2. * Copyright (C) 2009 - QLogic Corporation.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called "COPYING".
  22. *
  23. */
  24. #include <linux/netdevice.h>
  25. #include <linux/delay.h>
  26. #include "qlcnic.h"
  27. struct crb_addr_pair {
  28. u32 addr;
  29. u32 data;
  30. };
  31. #define QLCNIC_MAX_CRB_XFORM 60
  32. static unsigned int crb_addr_xform[QLCNIC_MAX_CRB_XFORM];
  33. #define crb_addr_transform(name) \
  34. (crb_addr_xform[QLCNIC_HW_PX_MAP_CRB_##name] = \
  35. QLCNIC_HW_CRB_HUB_AGT_ADR_##name << 20)
  36. #define QLCNIC_ADDR_ERROR (0xffffffff)
  37. static void
  38. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  39. struct qlcnic_host_rds_ring *rds_ring);
  40. static void crb_addr_transform_setup(void)
  41. {
  42. crb_addr_transform(XDMA);
  43. crb_addr_transform(TIMR);
  44. crb_addr_transform(SRE);
  45. crb_addr_transform(SQN3);
  46. crb_addr_transform(SQN2);
  47. crb_addr_transform(SQN1);
  48. crb_addr_transform(SQN0);
  49. crb_addr_transform(SQS3);
  50. crb_addr_transform(SQS2);
  51. crb_addr_transform(SQS1);
  52. crb_addr_transform(SQS0);
  53. crb_addr_transform(RPMX7);
  54. crb_addr_transform(RPMX6);
  55. crb_addr_transform(RPMX5);
  56. crb_addr_transform(RPMX4);
  57. crb_addr_transform(RPMX3);
  58. crb_addr_transform(RPMX2);
  59. crb_addr_transform(RPMX1);
  60. crb_addr_transform(RPMX0);
  61. crb_addr_transform(ROMUSB);
  62. crb_addr_transform(SN);
  63. crb_addr_transform(QMN);
  64. crb_addr_transform(QMS);
  65. crb_addr_transform(PGNI);
  66. crb_addr_transform(PGND);
  67. crb_addr_transform(PGN3);
  68. crb_addr_transform(PGN2);
  69. crb_addr_transform(PGN1);
  70. crb_addr_transform(PGN0);
  71. crb_addr_transform(PGSI);
  72. crb_addr_transform(PGSD);
  73. crb_addr_transform(PGS3);
  74. crb_addr_transform(PGS2);
  75. crb_addr_transform(PGS1);
  76. crb_addr_transform(PGS0);
  77. crb_addr_transform(PS);
  78. crb_addr_transform(PH);
  79. crb_addr_transform(NIU);
  80. crb_addr_transform(I2Q);
  81. crb_addr_transform(EG);
  82. crb_addr_transform(MN);
  83. crb_addr_transform(MS);
  84. crb_addr_transform(CAS2);
  85. crb_addr_transform(CAS1);
  86. crb_addr_transform(CAS0);
  87. crb_addr_transform(CAM);
  88. crb_addr_transform(C2C1);
  89. crb_addr_transform(C2C0);
  90. crb_addr_transform(SMB);
  91. crb_addr_transform(OCM0);
  92. crb_addr_transform(I2C0);
  93. }
  94. void qlcnic_release_rx_buffers(struct qlcnic_adapter *adapter)
  95. {
  96. struct qlcnic_recv_context *recv_ctx;
  97. struct qlcnic_host_rds_ring *rds_ring;
  98. struct qlcnic_rx_buffer *rx_buf;
  99. int i, ring;
  100. recv_ctx = &adapter->recv_ctx;
  101. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  102. rds_ring = &recv_ctx->rds_rings[ring];
  103. for (i = 0; i < rds_ring->num_desc; ++i) {
  104. rx_buf = &(rds_ring->rx_buf_arr[i]);
  105. if (rx_buf->state == QLCNIC_BUFFER_FREE)
  106. continue;
  107. pci_unmap_single(adapter->pdev,
  108. rx_buf->dma,
  109. rds_ring->dma_size,
  110. PCI_DMA_FROMDEVICE);
  111. if (rx_buf->skb != NULL)
  112. dev_kfree_skb_any(rx_buf->skb);
  113. }
  114. }
  115. }
  116. void qlcnic_release_tx_buffers(struct qlcnic_adapter *adapter)
  117. {
  118. struct qlcnic_cmd_buffer *cmd_buf;
  119. struct qlcnic_skb_frag *buffrag;
  120. int i, j;
  121. struct qlcnic_host_tx_ring *tx_ring = adapter->tx_ring;
  122. cmd_buf = tx_ring->cmd_buf_arr;
  123. for (i = 0; i < tx_ring->num_desc; i++) {
  124. buffrag = cmd_buf->frag_array;
  125. if (buffrag->dma) {
  126. pci_unmap_single(adapter->pdev, buffrag->dma,
  127. buffrag->length, PCI_DMA_TODEVICE);
  128. buffrag->dma = 0ULL;
  129. }
  130. for (j = 0; j < cmd_buf->frag_count; j++) {
  131. buffrag++;
  132. if (buffrag->dma) {
  133. pci_unmap_page(adapter->pdev, buffrag->dma,
  134. buffrag->length,
  135. PCI_DMA_TODEVICE);
  136. buffrag->dma = 0ULL;
  137. }
  138. }
  139. if (cmd_buf->skb) {
  140. dev_kfree_skb_any(cmd_buf->skb);
  141. cmd_buf->skb = NULL;
  142. }
  143. cmd_buf++;
  144. }
  145. }
  146. void qlcnic_free_sw_resources(struct qlcnic_adapter *adapter)
  147. {
  148. struct qlcnic_recv_context *recv_ctx;
  149. struct qlcnic_host_rds_ring *rds_ring;
  150. struct qlcnic_host_tx_ring *tx_ring;
  151. int ring;
  152. recv_ctx = &adapter->recv_ctx;
  153. if (recv_ctx->rds_rings == NULL)
  154. goto skip_rds;
  155. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  156. rds_ring = &recv_ctx->rds_rings[ring];
  157. vfree(rds_ring->rx_buf_arr);
  158. rds_ring->rx_buf_arr = NULL;
  159. }
  160. kfree(recv_ctx->rds_rings);
  161. skip_rds:
  162. if (adapter->tx_ring == NULL)
  163. return;
  164. tx_ring = adapter->tx_ring;
  165. vfree(tx_ring->cmd_buf_arr);
  166. kfree(adapter->tx_ring);
  167. }
  168. int qlcnic_alloc_sw_resources(struct qlcnic_adapter *adapter)
  169. {
  170. struct qlcnic_recv_context *recv_ctx;
  171. struct qlcnic_host_rds_ring *rds_ring;
  172. struct qlcnic_host_sds_ring *sds_ring;
  173. struct qlcnic_host_tx_ring *tx_ring;
  174. struct qlcnic_rx_buffer *rx_buf;
  175. int ring, i, size;
  176. struct qlcnic_cmd_buffer *cmd_buf_arr;
  177. struct net_device *netdev = adapter->netdev;
  178. size = sizeof(struct qlcnic_host_tx_ring);
  179. tx_ring = kzalloc(size, GFP_KERNEL);
  180. if (tx_ring == NULL) {
  181. dev_err(&netdev->dev, "failed to allocate tx ring struct\n");
  182. return -ENOMEM;
  183. }
  184. adapter->tx_ring = tx_ring;
  185. tx_ring->num_desc = adapter->num_txd;
  186. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  187. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  188. if (cmd_buf_arr == NULL) {
  189. dev_err(&netdev->dev, "failed to allocate cmd buffer ring\n");
  190. return -ENOMEM;
  191. }
  192. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  193. tx_ring->cmd_buf_arr = cmd_buf_arr;
  194. recv_ctx = &adapter->recv_ctx;
  195. size = adapter->max_rds_rings * sizeof(struct qlcnic_host_rds_ring);
  196. rds_ring = kzalloc(size, GFP_KERNEL);
  197. if (rds_ring == NULL) {
  198. dev_err(&netdev->dev, "failed to allocate rds ring struct\n");
  199. return -ENOMEM;
  200. }
  201. recv_ctx->rds_rings = rds_ring;
  202. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  203. rds_ring = &recv_ctx->rds_rings[ring];
  204. switch (ring) {
  205. case RCV_RING_NORMAL:
  206. rds_ring->num_desc = adapter->num_rxd;
  207. if (adapter->ahw.cut_through) {
  208. rds_ring->dma_size =
  209. QLCNIC_CT_DEFAULT_RX_BUF_LEN;
  210. rds_ring->skb_size =
  211. QLCNIC_CT_DEFAULT_RX_BUF_LEN;
  212. } else {
  213. rds_ring->dma_size =
  214. QLCNIC_P3_RX_BUF_MAX_LEN;
  215. rds_ring->skb_size =
  216. rds_ring->dma_size + NET_IP_ALIGN;
  217. }
  218. break;
  219. case RCV_RING_JUMBO:
  220. rds_ring->num_desc = adapter->num_jumbo_rxd;
  221. rds_ring->dma_size =
  222. QLCNIC_P3_RX_JUMBO_BUF_MAX_LEN;
  223. if (adapter->capabilities & QLCNIC_FW_CAPABILITY_HW_LRO)
  224. rds_ring->dma_size += QLCNIC_LRO_BUFFER_EXTRA;
  225. rds_ring->skb_size =
  226. rds_ring->dma_size + NET_IP_ALIGN;
  227. break;
  228. case RCV_RING_LRO:
  229. rds_ring->num_desc = adapter->num_lro_rxd;
  230. rds_ring->dma_size = QLCNIC_RX_LRO_BUFFER_LENGTH;
  231. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  232. break;
  233. }
  234. rds_ring->rx_buf_arr = (struct qlcnic_rx_buffer *)
  235. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  236. if (rds_ring->rx_buf_arr == NULL) {
  237. dev_err(&netdev->dev, "Failed to allocate "
  238. "rx buffer ring %d\n", ring);
  239. goto err_out;
  240. }
  241. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  242. INIT_LIST_HEAD(&rds_ring->free_list);
  243. /*
  244. * Now go through all of them, set reference handles
  245. * and put them in the queues.
  246. */
  247. rx_buf = rds_ring->rx_buf_arr;
  248. for (i = 0; i < rds_ring->num_desc; i++) {
  249. list_add_tail(&rx_buf->list,
  250. &rds_ring->free_list);
  251. rx_buf->ref_handle = i;
  252. rx_buf->state = QLCNIC_BUFFER_FREE;
  253. rx_buf++;
  254. }
  255. spin_lock_init(&rds_ring->lock);
  256. }
  257. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  258. sds_ring = &recv_ctx->sds_rings[ring];
  259. sds_ring->irq = adapter->msix_entries[ring].vector;
  260. sds_ring->adapter = adapter;
  261. sds_ring->num_desc = adapter->num_rxd;
  262. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  263. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  264. }
  265. return 0;
  266. err_out:
  267. qlcnic_free_sw_resources(adapter);
  268. return -ENOMEM;
  269. }
  270. /*
  271. * Utility to translate from internal Phantom CRB address
  272. * to external PCI CRB address.
  273. */
  274. static u32 qlcnic_decode_crb_addr(u32 addr)
  275. {
  276. int i;
  277. u32 base_addr, offset, pci_base;
  278. crb_addr_transform_setup();
  279. pci_base = QLCNIC_ADDR_ERROR;
  280. base_addr = addr & 0xfff00000;
  281. offset = addr & 0x000fffff;
  282. for (i = 0; i < QLCNIC_MAX_CRB_XFORM; i++) {
  283. if (crb_addr_xform[i] == base_addr) {
  284. pci_base = i << 20;
  285. break;
  286. }
  287. }
  288. if (pci_base == QLCNIC_ADDR_ERROR)
  289. return pci_base;
  290. else
  291. return pci_base + offset;
  292. }
  293. #define QLCNIC_MAX_ROM_WAIT_USEC 100
  294. static int qlcnic_wait_rom_done(struct qlcnic_adapter *adapter)
  295. {
  296. long timeout = 0;
  297. long done = 0;
  298. cond_resched();
  299. while (done == 0) {
  300. done = QLCRD32(adapter, QLCNIC_ROMUSB_GLB_STATUS);
  301. done &= 2;
  302. if (++timeout >= QLCNIC_MAX_ROM_WAIT_USEC) {
  303. dev_err(&adapter->pdev->dev,
  304. "Timeout reached waiting for rom done");
  305. return -EIO;
  306. }
  307. udelay(1);
  308. }
  309. return 0;
  310. }
  311. static int do_rom_fast_read(struct qlcnic_adapter *adapter,
  312. int addr, int *valp)
  313. {
  314. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ADDRESS, addr);
  315. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  316. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 3);
  317. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  318. if (qlcnic_wait_rom_done(adapter)) {
  319. dev_err(&adapter->pdev->dev, "Error waiting for rom done\n");
  320. return -EIO;
  321. }
  322. /* reset abyte_cnt and dummy_byte_cnt */
  323. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 0);
  324. udelay(10);
  325. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  326. *valp = QLCRD32(adapter, QLCNIC_ROMUSB_ROM_RDATA);
  327. return 0;
  328. }
  329. static int do_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  330. u8 *bytes, size_t size)
  331. {
  332. int addridx;
  333. int ret = 0;
  334. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  335. int v;
  336. ret = do_rom_fast_read(adapter, addridx, &v);
  337. if (ret != 0)
  338. break;
  339. *(__le32 *)bytes = cpu_to_le32(v);
  340. bytes += 4;
  341. }
  342. return ret;
  343. }
  344. int
  345. qlcnic_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  346. u8 *bytes, size_t size)
  347. {
  348. int ret;
  349. ret = qlcnic_rom_lock(adapter);
  350. if (ret < 0)
  351. return ret;
  352. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  353. qlcnic_rom_unlock(adapter);
  354. return ret;
  355. }
  356. int qlcnic_rom_fast_read(struct qlcnic_adapter *adapter, int addr, int *valp)
  357. {
  358. int ret;
  359. if (qlcnic_rom_lock(adapter) != 0)
  360. return -EIO;
  361. ret = do_rom_fast_read(adapter, addr, valp);
  362. qlcnic_rom_unlock(adapter);
  363. return ret;
  364. }
  365. int qlcnic_pinit_from_rom(struct qlcnic_adapter *adapter)
  366. {
  367. int addr, val;
  368. int i, n, init_delay;
  369. struct crb_addr_pair *buf;
  370. unsigned offset;
  371. u32 off;
  372. struct pci_dev *pdev = adapter->pdev;
  373. /* resetall */
  374. qlcnic_rom_lock(adapter);
  375. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0xffffffff);
  376. qlcnic_rom_unlock(adapter);
  377. if (qlcnic_rom_fast_read(adapter, 0, &n) != 0 || (n != 0xcafecafe) ||
  378. qlcnic_rom_fast_read(adapter, 4, &n) != 0) {
  379. dev_err(&pdev->dev, "ERROR Reading crb_init area: val:%x\n", n);
  380. return -EIO;
  381. }
  382. offset = n & 0xffffU;
  383. n = (n >> 16) & 0xffffU;
  384. if (n >= 1024) {
  385. dev_err(&pdev->dev, "QLOGIC card flash not initialized.\n");
  386. return -EIO;
  387. }
  388. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  389. if (buf == NULL) {
  390. dev_err(&pdev->dev, "Unable to calloc memory for rom read.\n");
  391. return -ENOMEM;
  392. }
  393. for (i = 0; i < n; i++) {
  394. if (qlcnic_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  395. qlcnic_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  396. kfree(buf);
  397. return -EIO;
  398. }
  399. buf[i].addr = addr;
  400. buf[i].data = val;
  401. }
  402. for (i = 0; i < n; i++) {
  403. off = qlcnic_decode_crb_addr(buf[i].addr);
  404. if (off == QLCNIC_ADDR_ERROR) {
  405. dev_err(&pdev->dev, "CRB init value out of range %x\n",
  406. buf[i].addr);
  407. continue;
  408. }
  409. off += QLCNIC_PCI_CRBSPACE;
  410. if (off & 1)
  411. continue;
  412. /* skipping cold reboot MAGIC */
  413. if (off == QLCNIC_CAM_RAM(0x1fc))
  414. continue;
  415. if (off == (QLCNIC_CRB_I2C0 + 0x1c))
  416. continue;
  417. if (off == (ROMUSB_GLB + 0xbc)) /* do not reset PCI */
  418. continue;
  419. if (off == (ROMUSB_GLB + 0xa8))
  420. continue;
  421. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  422. continue;
  423. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  424. continue;
  425. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  426. continue;
  427. if ((off & 0x0ff00000) == QLCNIC_CRB_DDR_NET)
  428. continue;
  429. /* skip the function enable register */
  430. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION))
  431. continue;
  432. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION2))
  433. continue;
  434. if ((off & 0x0ff00000) == QLCNIC_CRB_SMB)
  435. continue;
  436. init_delay = 1;
  437. /* After writing this register, HW needs time for CRB */
  438. /* to quiet down (else crb_window returns 0xffffffff) */
  439. if (off == QLCNIC_ROMUSB_GLB_SW_RESET)
  440. init_delay = 1000;
  441. QLCWR32(adapter, off, buf[i].data);
  442. msleep(init_delay);
  443. }
  444. kfree(buf);
  445. /* p2dn replyCount */
  446. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0xec, 0x1e);
  447. /* disable_peg_cache 0 & 1*/
  448. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0x4c, 8);
  449. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_I + 0x4c, 8);
  450. /* peg_clr_all */
  451. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x8, 0);
  452. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0xc, 0);
  453. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0x8, 0);
  454. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0xc, 0);
  455. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0x8, 0);
  456. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0xc, 0);
  457. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0x8, 0);
  458. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0xc, 0);
  459. return 0;
  460. }
  461. static int
  462. qlcnic_has_mn(struct qlcnic_adapter *adapter)
  463. {
  464. u32 capability, flashed_ver;
  465. capability = 0;
  466. qlcnic_rom_fast_read(adapter,
  467. QLCNIC_FW_VERSION_OFFSET, (int *)&flashed_ver);
  468. flashed_ver = QLCNIC_DECODE_VERSION(flashed_ver);
  469. if (flashed_ver >= QLCNIC_VERSION_CODE(4, 0, 220)) {
  470. capability = QLCRD32(adapter, QLCNIC_PEG_TUNE_CAPABILITY);
  471. if (capability & QLCNIC_PEG_TUNE_MN_PRESENT)
  472. return 1;
  473. }
  474. return 0;
  475. }
  476. static
  477. struct uni_table_desc *qlcnic_get_table_desc(const u8 *unirom, int section)
  478. {
  479. u32 i;
  480. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  481. __le32 entries = cpu_to_le32(directory->num_entries);
  482. for (i = 0; i < entries; i++) {
  483. __le32 offs = cpu_to_le32(directory->findex) +
  484. (i * cpu_to_le32(directory->entry_size));
  485. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  486. if (tab_type == section)
  487. return (struct uni_table_desc *) &unirom[offs];
  488. }
  489. return NULL;
  490. }
  491. #define FILEHEADER_SIZE (14 * 4)
  492. static int
  493. qlcnic_validate_header(struct qlcnic_adapter *adapter)
  494. {
  495. const u8 *unirom = adapter->fw->data;
  496. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  497. __le32 fw_file_size = adapter->fw->size;
  498. __le32 entries;
  499. __le32 entry_size;
  500. __le32 tab_size;
  501. if (fw_file_size < FILEHEADER_SIZE)
  502. return -EINVAL;
  503. entries = cpu_to_le32(directory->num_entries);
  504. entry_size = cpu_to_le32(directory->entry_size);
  505. tab_size = cpu_to_le32(directory->findex) + (entries * entry_size);
  506. if (fw_file_size < tab_size)
  507. return -EINVAL;
  508. return 0;
  509. }
  510. static int
  511. qlcnic_validate_bootld(struct qlcnic_adapter *adapter)
  512. {
  513. struct uni_table_desc *tab_desc;
  514. struct uni_data_desc *descr;
  515. const u8 *unirom = adapter->fw->data;
  516. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  517. QLCNIC_UNI_BOOTLD_IDX_OFF));
  518. __le32 offs;
  519. __le32 tab_size;
  520. __le32 data_size;
  521. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_BOOTLD);
  522. if (!tab_desc)
  523. return -EINVAL;
  524. tab_size = cpu_to_le32(tab_desc->findex) +
  525. (cpu_to_le32(tab_desc->entry_size * (idx + 1)));
  526. if (adapter->fw->size < tab_size)
  527. return -EINVAL;
  528. offs = cpu_to_le32(tab_desc->findex) +
  529. (cpu_to_le32(tab_desc->entry_size) * (idx));
  530. descr = (struct uni_data_desc *)&unirom[offs];
  531. data_size = descr->findex + cpu_to_le32(descr->size);
  532. if (adapter->fw->size < data_size)
  533. return -EINVAL;
  534. return 0;
  535. }
  536. static int
  537. qlcnic_validate_fw(struct qlcnic_adapter *adapter)
  538. {
  539. struct uni_table_desc *tab_desc;
  540. struct uni_data_desc *descr;
  541. const u8 *unirom = adapter->fw->data;
  542. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  543. QLCNIC_UNI_FIRMWARE_IDX_OFF));
  544. __le32 offs;
  545. __le32 tab_size;
  546. __le32 data_size;
  547. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_FW);
  548. if (!tab_desc)
  549. return -EINVAL;
  550. tab_size = cpu_to_le32(tab_desc->findex) +
  551. (cpu_to_le32(tab_desc->entry_size * (idx + 1)));
  552. if (adapter->fw->size < tab_size)
  553. return -EINVAL;
  554. offs = cpu_to_le32(tab_desc->findex) +
  555. (cpu_to_le32(tab_desc->entry_size) * (idx));
  556. descr = (struct uni_data_desc *)&unirom[offs];
  557. data_size = descr->findex + cpu_to_le32(descr->size);
  558. if (adapter->fw->size < data_size)
  559. return -EINVAL;
  560. return 0;
  561. }
  562. static int
  563. qlcnic_validate_product_offs(struct qlcnic_adapter *adapter)
  564. {
  565. struct uni_table_desc *ptab_descr;
  566. const u8 *unirom = adapter->fw->data;
  567. int mn_present = qlcnic_has_mn(adapter);
  568. __le32 entries;
  569. __le32 entry_size;
  570. __le32 tab_size;
  571. u32 i;
  572. ptab_descr = qlcnic_get_table_desc(unirom,
  573. QLCNIC_UNI_DIR_SECT_PRODUCT_TBL);
  574. if (!ptab_descr)
  575. return -EINVAL;
  576. entries = cpu_to_le32(ptab_descr->num_entries);
  577. entry_size = cpu_to_le32(ptab_descr->entry_size);
  578. tab_size = cpu_to_le32(ptab_descr->findex) + (entries * entry_size);
  579. if (adapter->fw->size < tab_size)
  580. return -EINVAL;
  581. nomn:
  582. for (i = 0; i < entries; i++) {
  583. __le32 flags, file_chiprev, offs;
  584. u8 chiprev = adapter->ahw.revision_id;
  585. u32 flagbit;
  586. offs = cpu_to_le32(ptab_descr->findex) +
  587. (i * cpu_to_le32(ptab_descr->entry_size));
  588. flags = cpu_to_le32(*((int *)&unirom[offs] +
  589. QLCNIC_UNI_FLAGS_OFF));
  590. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  591. QLCNIC_UNI_CHIP_REV_OFF));
  592. flagbit = mn_present ? 1 : 2;
  593. if ((chiprev == file_chiprev) &&
  594. ((1ULL << flagbit) & flags)) {
  595. adapter->file_prd_off = offs;
  596. return 0;
  597. }
  598. }
  599. if (mn_present) {
  600. mn_present = 0;
  601. goto nomn;
  602. }
  603. return -EINVAL;
  604. }
  605. static int
  606. qlcnic_validate_unified_romimage(struct qlcnic_adapter *adapter)
  607. {
  608. if (qlcnic_validate_header(adapter)) {
  609. dev_err(&adapter->pdev->dev,
  610. "unified image: header validation failed\n");
  611. return -EINVAL;
  612. }
  613. if (qlcnic_validate_product_offs(adapter)) {
  614. dev_err(&adapter->pdev->dev,
  615. "unified image: product validation failed\n");
  616. return -EINVAL;
  617. }
  618. if (qlcnic_validate_bootld(adapter)) {
  619. dev_err(&adapter->pdev->dev,
  620. "unified image: bootld validation failed\n");
  621. return -EINVAL;
  622. }
  623. if (qlcnic_validate_fw(adapter)) {
  624. dev_err(&adapter->pdev->dev,
  625. "unified image: firmware validation failed\n");
  626. return -EINVAL;
  627. }
  628. return 0;
  629. }
  630. static
  631. struct uni_data_desc *qlcnic_get_data_desc(struct qlcnic_adapter *adapter,
  632. u32 section, u32 idx_offset)
  633. {
  634. const u8 *unirom = adapter->fw->data;
  635. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  636. idx_offset));
  637. struct uni_table_desc *tab_desc;
  638. __le32 offs;
  639. tab_desc = qlcnic_get_table_desc(unirom, section);
  640. if (tab_desc == NULL)
  641. return NULL;
  642. offs = cpu_to_le32(tab_desc->findex) +
  643. (cpu_to_le32(tab_desc->entry_size) * idx);
  644. return (struct uni_data_desc *)&unirom[offs];
  645. }
  646. static u8 *
  647. qlcnic_get_bootld_offs(struct qlcnic_adapter *adapter)
  648. {
  649. u32 offs = QLCNIC_BOOTLD_START;
  650. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  651. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  652. QLCNIC_UNI_DIR_SECT_BOOTLD,
  653. QLCNIC_UNI_BOOTLD_IDX_OFF))->findex);
  654. return (u8 *)&adapter->fw->data[offs];
  655. }
  656. static u8 *
  657. qlcnic_get_fw_offs(struct qlcnic_adapter *adapter)
  658. {
  659. u32 offs = QLCNIC_IMAGE_START;
  660. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  661. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  662. QLCNIC_UNI_DIR_SECT_FW,
  663. QLCNIC_UNI_FIRMWARE_IDX_OFF))->findex);
  664. return (u8 *)&adapter->fw->data[offs];
  665. }
  666. static __le32
  667. qlcnic_get_fw_size(struct qlcnic_adapter *adapter)
  668. {
  669. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  670. return cpu_to_le32((qlcnic_get_data_desc(adapter,
  671. QLCNIC_UNI_DIR_SECT_FW,
  672. QLCNIC_UNI_FIRMWARE_IDX_OFF))->size);
  673. else
  674. return cpu_to_le32(
  675. *(u32 *)&adapter->fw->data[QLCNIC_FW_SIZE_OFFSET]);
  676. }
  677. static __le32
  678. qlcnic_get_fw_version(struct qlcnic_adapter *adapter)
  679. {
  680. struct uni_data_desc *fw_data_desc;
  681. const struct firmware *fw = adapter->fw;
  682. __le32 major, minor, sub;
  683. const u8 *ver_str;
  684. int i, ret;
  685. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  686. return cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_VERSION_OFFSET]);
  687. fw_data_desc = qlcnic_get_data_desc(adapter, QLCNIC_UNI_DIR_SECT_FW,
  688. QLCNIC_UNI_FIRMWARE_IDX_OFF);
  689. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  690. cpu_to_le32(fw_data_desc->size) - 17;
  691. for (i = 0; i < 12; i++) {
  692. if (!strncmp(&ver_str[i], "REV=", 4)) {
  693. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  694. &major, &minor, &sub);
  695. if (ret != 3)
  696. return 0;
  697. else
  698. return major + (minor << 8) + (sub << 16);
  699. }
  700. }
  701. return 0;
  702. }
  703. static __le32
  704. qlcnic_get_bios_version(struct qlcnic_adapter *adapter)
  705. {
  706. const struct firmware *fw = adapter->fw;
  707. __le32 bios_ver, prd_off = adapter->file_prd_off;
  708. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  709. return cpu_to_le32(
  710. *(u32 *)&fw->data[QLCNIC_BIOS_VERSION_OFFSET]);
  711. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  712. + QLCNIC_UNI_BIOS_VERSION_OFF));
  713. return (bios_ver << 16) + ((bios_ver >> 8) & 0xff00) + (bios_ver >> 24);
  714. }
  715. int
  716. qlcnic_need_fw_reset(struct qlcnic_adapter *adapter)
  717. {
  718. u32 count, old_count;
  719. u32 val, version, major, minor, build;
  720. int i, timeout;
  721. if (adapter->need_fw_reset)
  722. return 1;
  723. /* last attempt had failed */
  724. if (QLCRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  725. return 1;
  726. old_count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  727. for (i = 0; i < 10; i++) {
  728. timeout = msleep_interruptible(200);
  729. if (timeout) {
  730. QLCWR32(adapter, CRB_CMDPEG_STATE,
  731. PHAN_INITIALIZE_FAILED);
  732. return -EINTR;
  733. }
  734. count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  735. if (count != old_count)
  736. break;
  737. }
  738. /* firmware is dead */
  739. if (count == old_count)
  740. return 1;
  741. /* check if we have got newer or different file firmware */
  742. if (adapter->fw) {
  743. val = qlcnic_get_fw_version(adapter);
  744. version = QLCNIC_DECODE_VERSION(val);
  745. major = QLCRD32(adapter, QLCNIC_FW_VERSION_MAJOR);
  746. minor = QLCRD32(adapter, QLCNIC_FW_VERSION_MINOR);
  747. build = QLCRD32(adapter, QLCNIC_FW_VERSION_SUB);
  748. if (version > QLCNIC_VERSION_CODE(major, minor, build))
  749. return 1;
  750. }
  751. return 0;
  752. }
  753. static const char *fw_name[] = {
  754. QLCNIC_UNIFIED_ROMIMAGE_NAME,
  755. QLCNIC_FLASH_ROMIMAGE_NAME,
  756. };
  757. int
  758. qlcnic_load_firmware(struct qlcnic_adapter *adapter)
  759. {
  760. u64 *ptr64;
  761. u32 i, flashaddr, size;
  762. const struct firmware *fw = adapter->fw;
  763. struct pci_dev *pdev = adapter->pdev;
  764. dev_info(&pdev->dev, "loading firmware from %s\n",
  765. fw_name[adapter->fw_type]);
  766. if (fw) {
  767. __le64 data;
  768. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  769. ptr64 = (u64 *)qlcnic_get_bootld_offs(adapter);
  770. flashaddr = QLCNIC_BOOTLD_START;
  771. for (i = 0; i < size; i++) {
  772. data = cpu_to_le64(ptr64[i]);
  773. if (qlcnic_pci_mem_write_2M(adapter, flashaddr, data))
  774. return -EIO;
  775. flashaddr += 8;
  776. }
  777. size = (__force u32)qlcnic_get_fw_size(adapter) / 8;
  778. ptr64 = (u64 *)qlcnic_get_fw_offs(adapter);
  779. flashaddr = QLCNIC_IMAGE_START;
  780. for (i = 0; i < size; i++) {
  781. data = cpu_to_le64(ptr64[i]);
  782. if (qlcnic_pci_mem_write_2M(adapter,
  783. flashaddr, data))
  784. return -EIO;
  785. flashaddr += 8;
  786. }
  787. } else {
  788. u64 data;
  789. u32 hi, lo;
  790. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  791. flashaddr = QLCNIC_BOOTLD_START;
  792. for (i = 0; i < size; i++) {
  793. if (qlcnic_rom_fast_read(adapter,
  794. flashaddr, (int *)&lo) != 0)
  795. return -EIO;
  796. if (qlcnic_rom_fast_read(adapter,
  797. flashaddr + 4, (int *)&hi) != 0)
  798. return -EIO;
  799. data = (((u64)hi << 32) | lo);
  800. if (qlcnic_pci_mem_write_2M(adapter,
  801. flashaddr, data))
  802. return -EIO;
  803. flashaddr += 8;
  804. }
  805. }
  806. msleep(1);
  807. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x18, 0x1020);
  808. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0x80001e);
  809. return 0;
  810. }
  811. static int
  812. qlcnic_validate_firmware(struct qlcnic_adapter *adapter)
  813. {
  814. __le32 val;
  815. u32 ver, min_ver, bios, min_size;
  816. struct pci_dev *pdev = adapter->pdev;
  817. const struct firmware *fw = adapter->fw;
  818. u8 fw_type = adapter->fw_type;
  819. if (fw_type == QLCNIC_UNIFIED_ROMIMAGE) {
  820. if (qlcnic_validate_unified_romimage(adapter))
  821. return -EINVAL;
  822. min_size = QLCNIC_UNI_FW_MIN_SIZE;
  823. } else {
  824. val = cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_MAGIC_OFFSET]);
  825. if ((__force u32)val != QLCNIC_BDINFO_MAGIC)
  826. return -EINVAL;
  827. min_size = QLCNIC_FW_MIN_SIZE;
  828. }
  829. if (fw->size < min_size)
  830. return -EINVAL;
  831. val = qlcnic_get_fw_version(adapter);
  832. min_ver = QLCNIC_VERSION_CODE(4, 0, 216);
  833. ver = QLCNIC_DECODE_VERSION(val);
  834. if ((_major(ver) > _QLCNIC_LINUX_MAJOR) || (ver < min_ver)) {
  835. dev_err(&pdev->dev,
  836. "%s: firmware version %d.%d.%d unsupported\n",
  837. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  838. return -EINVAL;
  839. }
  840. val = qlcnic_get_bios_version(adapter);
  841. qlcnic_rom_fast_read(adapter, QLCNIC_BIOS_VERSION_OFFSET, (int *)&bios);
  842. if ((__force u32)val != bios) {
  843. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  844. fw_name[fw_type]);
  845. return -EINVAL;
  846. }
  847. /* check if flashed firmware is newer */
  848. if (qlcnic_rom_fast_read(adapter,
  849. QLCNIC_FW_VERSION_OFFSET, (int *)&val))
  850. return -EIO;
  851. val = QLCNIC_DECODE_VERSION(val);
  852. if (val > ver) {
  853. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  854. fw_name[fw_type]);
  855. return -EINVAL;
  856. }
  857. QLCWR32(adapter, QLCNIC_CAM_RAM(0x1fc), QLCNIC_BDINFO_MAGIC);
  858. return 0;
  859. }
  860. static void
  861. qlcnic_get_next_fwtype(struct qlcnic_adapter *adapter)
  862. {
  863. u8 fw_type;
  864. switch (adapter->fw_type) {
  865. case QLCNIC_UNKNOWN_ROMIMAGE:
  866. fw_type = QLCNIC_UNIFIED_ROMIMAGE;
  867. break;
  868. case QLCNIC_UNIFIED_ROMIMAGE:
  869. default:
  870. fw_type = QLCNIC_FLASH_ROMIMAGE;
  871. break;
  872. }
  873. adapter->fw_type = fw_type;
  874. }
  875. void qlcnic_request_firmware(struct qlcnic_adapter *adapter)
  876. {
  877. struct pci_dev *pdev = adapter->pdev;
  878. int rc;
  879. adapter->fw_type = QLCNIC_UNKNOWN_ROMIMAGE;
  880. next:
  881. qlcnic_get_next_fwtype(adapter);
  882. if (adapter->fw_type == QLCNIC_FLASH_ROMIMAGE) {
  883. adapter->fw = NULL;
  884. } else {
  885. rc = request_firmware(&adapter->fw,
  886. fw_name[adapter->fw_type], &pdev->dev);
  887. if (rc != 0)
  888. goto next;
  889. rc = qlcnic_validate_firmware(adapter);
  890. if (rc != 0) {
  891. release_firmware(adapter->fw);
  892. msleep(1);
  893. goto next;
  894. }
  895. }
  896. }
  897. void
  898. qlcnic_release_firmware(struct qlcnic_adapter *adapter)
  899. {
  900. if (adapter->fw)
  901. release_firmware(adapter->fw);
  902. adapter->fw = NULL;
  903. }
  904. int qlcnic_phantom_init(struct qlcnic_adapter *adapter)
  905. {
  906. u32 val;
  907. int retries = 60;
  908. do {
  909. val = QLCRD32(adapter, CRB_CMDPEG_STATE);
  910. switch (val) {
  911. case PHAN_INITIALIZE_COMPLETE:
  912. case PHAN_INITIALIZE_ACK:
  913. return 0;
  914. case PHAN_INITIALIZE_FAILED:
  915. goto out_err;
  916. default:
  917. break;
  918. }
  919. msleep(500);
  920. } while (--retries);
  921. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  922. out_err:
  923. dev_err(&adapter->pdev->dev, "firmware init failed\n");
  924. return -EIO;
  925. }
  926. static int
  927. qlcnic_receive_peg_ready(struct qlcnic_adapter *adapter)
  928. {
  929. u32 val;
  930. int retries = 2000;
  931. do {
  932. val = QLCRD32(adapter, CRB_RCVPEG_STATE);
  933. if (val == PHAN_PEG_RCV_INITIALIZED)
  934. return 0;
  935. msleep(10);
  936. } while (--retries);
  937. if (!retries) {
  938. dev_err(&adapter->pdev->dev, "Receive Peg initialization not "
  939. "complete, state: 0x%x.\n", val);
  940. return -EIO;
  941. }
  942. return 0;
  943. }
  944. int qlcnic_init_firmware(struct qlcnic_adapter *adapter)
  945. {
  946. int err;
  947. err = qlcnic_receive_peg_ready(adapter);
  948. if (err)
  949. return err;
  950. QLCWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  951. QLCWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  952. QLCWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  953. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  954. return err;
  955. }
  956. static void
  957. qlcnic_handle_linkevent(struct qlcnic_adapter *adapter,
  958. struct qlcnic_fw_msg *msg)
  959. {
  960. u32 cable_OUI;
  961. u16 cable_len;
  962. u16 link_speed;
  963. u8 link_status, module, duplex, autoneg;
  964. struct net_device *netdev = adapter->netdev;
  965. adapter->has_link_events = 1;
  966. cable_OUI = msg->body[1] & 0xffffffff;
  967. cable_len = (msg->body[1] >> 32) & 0xffff;
  968. link_speed = (msg->body[1] >> 48) & 0xffff;
  969. link_status = msg->body[2] & 0xff;
  970. duplex = (msg->body[2] >> 16) & 0xff;
  971. autoneg = (msg->body[2] >> 24) & 0xff;
  972. module = (msg->body[2] >> 8) & 0xff;
  973. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE)
  974. dev_info(&netdev->dev, "unsupported cable: OUI 0x%x, "
  975. "length %d\n", cable_OUI, cable_len);
  976. else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN)
  977. dev_info(&netdev->dev, "unsupported cable length %d\n",
  978. cable_len);
  979. qlcnic_advert_link_change(adapter, link_status);
  980. if (duplex == LINKEVENT_FULL_DUPLEX)
  981. adapter->link_duplex = DUPLEX_FULL;
  982. else
  983. adapter->link_duplex = DUPLEX_HALF;
  984. adapter->module_type = module;
  985. adapter->link_autoneg = autoneg;
  986. adapter->link_speed = link_speed;
  987. }
  988. static void
  989. qlcnic_handle_fw_message(int desc_cnt, int index,
  990. struct qlcnic_host_sds_ring *sds_ring)
  991. {
  992. struct qlcnic_fw_msg msg;
  993. struct status_desc *desc;
  994. int i = 0, opcode;
  995. while (desc_cnt > 0 && i < 8) {
  996. desc = &sds_ring->desc_head[index];
  997. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  998. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  999. index = get_next_index(index, sds_ring->num_desc);
  1000. desc_cnt--;
  1001. }
  1002. opcode = qlcnic_get_nic_msg_opcode(msg.body[0]);
  1003. switch (opcode) {
  1004. case QLCNIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  1005. qlcnic_handle_linkevent(sds_ring->adapter, &msg);
  1006. break;
  1007. default:
  1008. break;
  1009. }
  1010. }
  1011. static int
  1012. qlcnic_alloc_rx_skb(struct qlcnic_adapter *adapter,
  1013. struct qlcnic_host_rds_ring *rds_ring,
  1014. struct qlcnic_rx_buffer *buffer)
  1015. {
  1016. struct sk_buff *skb;
  1017. dma_addr_t dma;
  1018. struct pci_dev *pdev = adapter->pdev;
  1019. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  1020. if (!buffer->skb) {
  1021. adapter->stats.skb_alloc_failure++;
  1022. return -ENOMEM;
  1023. }
  1024. skb = buffer->skb;
  1025. if (!adapter->ahw.cut_through)
  1026. skb_reserve(skb, 2);
  1027. dma = pci_map_single(pdev, skb->data,
  1028. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1029. if (pci_dma_mapping_error(pdev, dma)) {
  1030. dev_kfree_skb_any(skb);
  1031. buffer->skb = NULL;
  1032. return -ENOMEM;
  1033. }
  1034. buffer->skb = skb;
  1035. buffer->dma = dma;
  1036. buffer->state = QLCNIC_BUFFER_BUSY;
  1037. return 0;
  1038. }
  1039. static struct sk_buff *qlcnic_process_rxbuf(struct qlcnic_adapter *adapter,
  1040. struct qlcnic_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1041. {
  1042. struct qlcnic_rx_buffer *buffer;
  1043. struct sk_buff *skb;
  1044. buffer = &rds_ring->rx_buf_arr[index];
  1045. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1046. PCI_DMA_FROMDEVICE);
  1047. skb = buffer->skb;
  1048. if (!skb)
  1049. goto no_skb;
  1050. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  1051. adapter->stats.csummed++;
  1052. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1053. } else {
  1054. skb->ip_summed = CHECKSUM_NONE;
  1055. }
  1056. skb->dev = adapter->netdev;
  1057. buffer->skb = NULL;
  1058. no_skb:
  1059. buffer->state = QLCNIC_BUFFER_FREE;
  1060. return skb;
  1061. }
  1062. static struct qlcnic_rx_buffer *
  1063. qlcnic_process_rcv(struct qlcnic_adapter *adapter,
  1064. struct qlcnic_host_sds_ring *sds_ring,
  1065. int ring, u64 sts_data0)
  1066. {
  1067. struct net_device *netdev = adapter->netdev;
  1068. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1069. struct qlcnic_rx_buffer *buffer;
  1070. struct sk_buff *skb;
  1071. struct qlcnic_host_rds_ring *rds_ring;
  1072. int index, length, cksum, pkt_offset;
  1073. if (unlikely(ring >= adapter->max_rds_rings))
  1074. return NULL;
  1075. rds_ring = &recv_ctx->rds_rings[ring];
  1076. index = qlcnic_get_sts_refhandle(sts_data0);
  1077. if (unlikely(index >= rds_ring->num_desc))
  1078. return NULL;
  1079. buffer = &rds_ring->rx_buf_arr[index];
  1080. length = qlcnic_get_sts_totallength(sts_data0);
  1081. cksum = qlcnic_get_sts_status(sts_data0);
  1082. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1083. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1084. if (!skb)
  1085. return buffer;
  1086. if (length > rds_ring->skb_size)
  1087. skb_put(skb, rds_ring->skb_size);
  1088. else
  1089. skb_put(skb, length);
  1090. if (pkt_offset)
  1091. skb_pull(skb, pkt_offset);
  1092. skb->truesize = skb->len + sizeof(struct sk_buff);
  1093. skb->protocol = eth_type_trans(skb, netdev);
  1094. napi_gro_receive(&sds_ring->napi, skb);
  1095. adapter->stats.rx_pkts++;
  1096. adapter->stats.rxbytes += length;
  1097. return buffer;
  1098. }
  1099. #define QLC_TCP_HDR_SIZE 20
  1100. #define QLC_TCP_TS_OPTION_SIZE 12
  1101. #define QLC_TCP_TS_HDR_SIZE (QLC_TCP_HDR_SIZE + QLC_TCP_TS_OPTION_SIZE)
  1102. static struct qlcnic_rx_buffer *
  1103. qlcnic_process_lro(struct qlcnic_adapter *adapter,
  1104. struct qlcnic_host_sds_ring *sds_ring,
  1105. int ring, u64 sts_data0, u64 sts_data1)
  1106. {
  1107. struct net_device *netdev = adapter->netdev;
  1108. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1109. struct qlcnic_rx_buffer *buffer;
  1110. struct sk_buff *skb;
  1111. struct qlcnic_host_rds_ring *rds_ring;
  1112. struct iphdr *iph;
  1113. struct tcphdr *th;
  1114. bool push, timestamp;
  1115. int l2_hdr_offset, l4_hdr_offset;
  1116. int index;
  1117. u16 lro_length, length, data_offset;
  1118. u32 seq_number;
  1119. if (unlikely(ring > adapter->max_rds_rings))
  1120. return NULL;
  1121. rds_ring = &recv_ctx->rds_rings[ring];
  1122. index = qlcnic_get_lro_sts_refhandle(sts_data0);
  1123. if (unlikely(index > rds_ring->num_desc))
  1124. return NULL;
  1125. buffer = &rds_ring->rx_buf_arr[index];
  1126. timestamp = qlcnic_get_lro_sts_timestamp(sts_data0);
  1127. lro_length = qlcnic_get_lro_sts_length(sts_data0);
  1128. l2_hdr_offset = qlcnic_get_lro_sts_l2_hdr_offset(sts_data0);
  1129. l4_hdr_offset = qlcnic_get_lro_sts_l4_hdr_offset(sts_data0);
  1130. push = qlcnic_get_lro_sts_push_flag(sts_data0);
  1131. seq_number = qlcnic_get_lro_sts_seq_number(sts_data1);
  1132. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1133. if (!skb)
  1134. return buffer;
  1135. if (timestamp)
  1136. data_offset = l4_hdr_offset + QLC_TCP_TS_HDR_SIZE;
  1137. else
  1138. data_offset = l4_hdr_offset + QLC_TCP_HDR_SIZE;
  1139. skb_put(skb, lro_length + data_offset);
  1140. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1141. skb_pull(skb, l2_hdr_offset);
  1142. skb->protocol = eth_type_trans(skb, netdev);
  1143. iph = (struct iphdr *)skb->data;
  1144. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1145. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1146. iph->tot_len = htons(length);
  1147. iph->check = 0;
  1148. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1149. th->psh = push;
  1150. th->seq = htonl(seq_number);
  1151. length = skb->len;
  1152. netif_receive_skb(skb);
  1153. adapter->stats.lro_pkts++;
  1154. adapter->stats.lrobytes += length;
  1155. return buffer;
  1156. }
  1157. int
  1158. qlcnic_process_rcv_ring(struct qlcnic_host_sds_ring *sds_ring, int max)
  1159. {
  1160. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1161. struct list_head *cur;
  1162. struct status_desc *desc;
  1163. struct qlcnic_rx_buffer *rxbuf;
  1164. u64 sts_data0, sts_data1;
  1165. int count = 0;
  1166. int opcode, ring, desc_cnt;
  1167. u32 consumer = sds_ring->consumer;
  1168. while (count < max) {
  1169. desc = &sds_ring->desc_head[consumer];
  1170. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1171. if (!(sts_data0 & STATUS_OWNER_HOST))
  1172. break;
  1173. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1174. opcode = qlcnic_get_sts_opcode(sts_data0);
  1175. switch (opcode) {
  1176. case QLCNIC_RXPKT_DESC:
  1177. case QLCNIC_OLD_RXPKT_DESC:
  1178. case QLCNIC_SYN_OFFLOAD:
  1179. ring = qlcnic_get_sts_type(sts_data0);
  1180. rxbuf = qlcnic_process_rcv(adapter, sds_ring,
  1181. ring, sts_data0);
  1182. break;
  1183. case QLCNIC_LRO_DESC:
  1184. ring = qlcnic_get_lro_sts_type(sts_data0);
  1185. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1186. rxbuf = qlcnic_process_lro(adapter, sds_ring,
  1187. ring, sts_data0, sts_data1);
  1188. break;
  1189. case QLCNIC_RESPONSE_DESC:
  1190. qlcnic_handle_fw_message(desc_cnt, consumer, sds_ring);
  1191. default:
  1192. goto skip;
  1193. }
  1194. WARN_ON(desc_cnt > 1);
  1195. if (rxbuf)
  1196. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1197. skip:
  1198. for (; desc_cnt > 0; desc_cnt--) {
  1199. desc = &sds_ring->desc_head[consumer];
  1200. desc->status_desc_data[0] =
  1201. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1202. consumer = get_next_index(consumer, sds_ring->num_desc);
  1203. }
  1204. count++;
  1205. }
  1206. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1207. struct qlcnic_host_rds_ring *rds_ring =
  1208. &adapter->recv_ctx.rds_rings[ring];
  1209. if (!list_empty(&sds_ring->free_list[ring])) {
  1210. list_for_each(cur, &sds_ring->free_list[ring]) {
  1211. rxbuf = list_entry(cur,
  1212. struct qlcnic_rx_buffer, list);
  1213. qlcnic_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1214. }
  1215. spin_lock(&rds_ring->lock);
  1216. list_splice_tail_init(&sds_ring->free_list[ring],
  1217. &rds_ring->free_list);
  1218. spin_unlock(&rds_ring->lock);
  1219. }
  1220. qlcnic_post_rx_buffers_nodb(adapter, rds_ring);
  1221. }
  1222. if (count) {
  1223. sds_ring->consumer = consumer;
  1224. writel(consumer, sds_ring->crb_sts_consumer);
  1225. }
  1226. return count;
  1227. }
  1228. void
  1229. qlcnic_post_rx_buffers(struct qlcnic_adapter *adapter, u32 ringid,
  1230. struct qlcnic_host_rds_ring *rds_ring)
  1231. {
  1232. struct rcv_desc *pdesc;
  1233. struct qlcnic_rx_buffer *buffer;
  1234. int producer, count = 0;
  1235. struct list_head *head;
  1236. producer = rds_ring->producer;
  1237. spin_lock(&rds_ring->lock);
  1238. head = &rds_ring->free_list;
  1239. while (!list_empty(head)) {
  1240. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1241. if (!buffer->skb) {
  1242. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1243. break;
  1244. }
  1245. count++;
  1246. list_del(&buffer->list);
  1247. /* make a rcv descriptor */
  1248. pdesc = &rds_ring->desc_head[producer];
  1249. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1250. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1251. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1252. producer = get_next_index(producer, rds_ring->num_desc);
  1253. }
  1254. spin_unlock(&rds_ring->lock);
  1255. if (count) {
  1256. rds_ring->producer = producer;
  1257. writel((producer-1) & (rds_ring->num_desc-1),
  1258. rds_ring->crb_rcv_producer);
  1259. }
  1260. }
  1261. static void
  1262. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  1263. struct qlcnic_host_rds_ring *rds_ring)
  1264. {
  1265. struct rcv_desc *pdesc;
  1266. struct qlcnic_rx_buffer *buffer;
  1267. int producer, count = 0;
  1268. struct list_head *head;
  1269. producer = rds_ring->producer;
  1270. if (!spin_trylock(&rds_ring->lock))
  1271. return;
  1272. head = &rds_ring->free_list;
  1273. while (!list_empty(head)) {
  1274. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1275. if (!buffer->skb) {
  1276. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1277. break;
  1278. }
  1279. count++;
  1280. list_del(&buffer->list);
  1281. /* make a rcv descriptor */
  1282. pdesc = &rds_ring->desc_head[producer];
  1283. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1284. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1285. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1286. producer = get_next_index(producer, rds_ring->num_desc);
  1287. }
  1288. if (count) {
  1289. rds_ring->producer = producer;
  1290. writel((producer - 1) & (rds_ring->num_desc - 1),
  1291. rds_ring->crb_rcv_producer);
  1292. }
  1293. spin_unlock(&rds_ring->lock);
  1294. }
  1295. static struct qlcnic_rx_buffer *
  1296. qlcnic_process_rcv_diag(struct qlcnic_adapter *adapter,
  1297. struct qlcnic_host_sds_ring *sds_ring,
  1298. int ring, u64 sts_data0)
  1299. {
  1300. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1301. struct qlcnic_rx_buffer *buffer;
  1302. struct sk_buff *skb;
  1303. struct qlcnic_host_rds_ring *rds_ring;
  1304. int index, length, cksum, pkt_offset;
  1305. if (unlikely(ring >= adapter->max_rds_rings))
  1306. return NULL;
  1307. rds_ring = &recv_ctx->rds_rings[ring];
  1308. index = qlcnic_get_sts_refhandle(sts_data0);
  1309. if (unlikely(index >= rds_ring->num_desc))
  1310. return NULL;
  1311. buffer = &rds_ring->rx_buf_arr[index];
  1312. length = qlcnic_get_sts_totallength(sts_data0);
  1313. cksum = qlcnic_get_sts_status(sts_data0);
  1314. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1315. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1316. if (!skb)
  1317. return buffer;
  1318. skb_put(skb, rds_ring->skb_size);
  1319. if (pkt_offset)
  1320. skb_pull(skb, pkt_offset);
  1321. skb->truesize = skb->len + sizeof(struct sk_buff);
  1322. if (!qlcnic_check_loopback_buff(skb->data))
  1323. adapter->diag_cnt++;
  1324. dev_kfree_skb_any(skb);
  1325. adapter->stats.rx_pkts++;
  1326. adapter->stats.rxbytes += length;
  1327. return buffer;
  1328. }
  1329. void
  1330. qlcnic_process_rcv_ring_diag(struct qlcnic_host_sds_ring *sds_ring)
  1331. {
  1332. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1333. struct status_desc *desc;
  1334. struct qlcnic_rx_buffer *rxbuf;
  1335. u64 sts_data0;
  1336. int opcode, ring, desc_cnt;
  1337. u32 consumer = sds_ring->consumer;
  1338. desc = &sds_ring->desc_head[consumer];
  1339. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1340. if (!(sts_data0 & STATUS_OWNER_HOST))
  1341. return;
  1342. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1343. opcode = qlcnic_get_sts_opcode(sts_data0);
  1344. ring = qlcnic_get_sts_type(sts_data0);
  1345. rxbuf = qlcnic_process_rcv_diag(adapter, sds_ring,
  1346. ring, sts_data0);
  1347. desc->status_desc_data[0] = cpu_to_le64(STATUS_OWNER_PHANTOM);
  1348. consumer = get_next_index(consumer, sds_ring->num_desc);
  1349. sds_ring->consumer = consumer;
  1350. writel(consumer, sds_ring->crb_sts_consumer);
  1351. }