esdhc.txt 895 B

123456789101112131415161718192021222324252627
  1. * Freescale Enhanced Secure Digital Host Controller (eSDHC)
  2. The Enhanced Secure Digital Host Controller provides an interface
  3. for MMC, SD, and SDIO types of memory cards.
  4. Required properties:
  5. - compatible : should be
  6. "fsl,<chip>-esdhc", "fsl,esdhc"
  7. - reg : should contain eSDHC registers location and length.
  8. - interrupts : should contain eSDHC interrupt.
  9. - interrupt-parent : interrupt source phandle.
  10. - clock-frequency : specifies eSDHC base clock frequency.
  11. - sdhci,wp-inverted : (optional) specifies that eSDHC controller
  12. reports inverted write-protect state;
  13. - sdhci,1-bit-only : (optional) specifies that a controller can
  14. only handle 1-bit data transfers.
  15. Example:
  16. sdhci@2e000 {
  17. compatible = "fsl,mpc8378-esdhc", "fsl,esdhc";
  18. reg = <0x2e000 0x1000>;
  19. interrupts = <42 0x8>;
  20. interrupt-parent = <&ipic>;
  21. /* Filled in by U-Boot */
  22. clock-frequency = <0>;
  23. };