dw_spi.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212
  1. #ifndef DW_SPI_HEADER_H
  2. #define DW_SPI_HEADER_H
  3. #include <linux/io.h>
  4. /* Bit fields in CTRLR0 */
  5. #define SPI_DFS_OFFSET 0
  6. #define SPI_FRF_OFFSET 4
  7. #define SPI_FRF_SPI 0x0
  8. #define SPI_FRF_SSP 0x1
  9. #define SPI_FRF_MICROWIRE 0x2
  10. #define SPI_FRF_RESV 0x3
  11. #define SPI_MODE_OFFSET 6
  12. #define SPI_SCPH_OFFSET 6
  13. #define SPI_SCOL_OFFSET 7
  14. #define SPI_TMOD_OFFSET 8
  15. #define SPI_TMOD_TR 0x0 /* xmit & recv */
  16. #define SPI_TMOD_TO 0x1 /* xmit only */
  17. #define SPI_TMOD_RO 0x2 /* recv only */
  18. #define SPI_TMOD_EPROMREAD 0x3 /* eeprom read mode */
  19. #define SPI_SLVOE_OFFSET 10
  20. #define SPI_SRL_OFFSET 11
  21. #define SPI_CFS_OFFSET 12
  22. /* Bit fields in SR, 7 bits */
  23. #define SR_MASK 0x7f /* cover 7 bits */
  24. #define SR_BUSY (1 << 0)
  25. #define SR_TF_NOT_FULL (1 << 1)
  26. #define SR_TF_EMPT (1 << 2)
  27. #define SR_RF_NOT_EMPT (1 << 3)
  28. #define SR_RF_FULL (1 << 4)
  29. #define SR_TX_ERR (1 << 5)
  30. #define SR_DCOL (1 << 6)
  31. /* Bit fields in ISR, IMR, RISR, 7 bits */
  32. #define SPI_INT_TXEI (1 << 0)
  33. #define SPI_INT_TXOI (1 << 1)
  34. #define SPI_INT_RXUI (1 << 2)
  35. #define SPI_INT_RXOI (1 << 3)
  36. #define SPI_INT_RXFI (1 << 4)
  37. #define SPI_INT_MSTI (1 << 5)
  38. /* TX RX interrupt level threshhold, max can be 256 */
  39. #define SPI_INT_THRESHOLD 32
  40. enum dw_ssi_type {
  41. SSI_MOTO_SPI = 0,
  42. SSI_TI_SSP,
  43. SSI_NS_MICROWIRE,
  44. };
  45. struct dw_spi_reg {
  46. u32 ctrl0;
  47. u32 ctrl1;
  48. u32 ssienr;
  49. u32 mwcr;
  50. u32 ser;
  51. u32 baudr;
  52. u32 txfltr;
  53. u32 rxfltr;
  54. u32 txflr;
  55. u32 rxflr;
  56. u32 sr;
  57. u32 imr;
  58. u32 isr;
  59. u32 risr;
  60. u32 txoicr;
  61. u32 rxoicr;
  62. u32 rxuicr;
  63. u32 msticr;
  64. u32 icr;
  65. u32 dmacr;
  66. u32 dmatdlr;
  67. u32 dmardlr;
  68. u32 idr;
  69. u32 version;
  70. u32 dr; /* Currently oper as 32 bits,
  71. though only low 16 bits matters */
  72. } __packed;
  73. struct dw_spi {
  74. struct spi_master *master;
  75. struct spi_device *cur_dev;
  76. struct device *parent_dev;
  77. enum dw_ssi_type type;
  78. void __iomem *regs;
  79. unsigned long paddr;
  80. u32 iolen;
  81. int irq;
  82. u32 max_freq; /* max bus freq supported */
  83. u16 bus_num;
  84. u16 num_cs; /* supported slave numbers */
  85. /* Driver message queue */
  86. struct workqueue_struct *workqueue;
  87. struct work_struct pump_messages;
  88. spinlock_t lock;
  89. struct list_head queue;
  90. int busy;
  91. int run;
  92. /* Message Transfer pump */
  93. struct tasklet_struct pump_transfers;
  94. /* Current message transfer state info */
  95. struct spi_message *cur_msg;
  96. struct spi_transfer *cur_transfer;
  97. struct chip_data *cur_chip;
  98. struct chip_data *prev_chip;
  99. size_t len;
  100. void *tx;
  101. void *tx_end;
  102. void *rx;
  103. void *rx_end;
  104. int dma_mapped;
  105. dma_addr_t rx_dma;
  106. dma_addr_t tx_dma;
  107. size_t rx_map_len;
  108. size_t tx_map_len;
  109. u8 n_bytes; /* current is a 1/2 bytes op */
  110. u8 max_bits_per_word; /* maxim is 16b */
  111. u32 dma_width;
  112. int cs_change;
  113. int (*write)(struct dw_spi *dws);
  114. int (*read)(struct dw_spi *dws);
  115. irqreturn_t (*transfer_handler)(struct dw_spi *dws);
  116. void (*cs_control)(u32 command);
  117. /* Dma info */
  118. int dma_inited;
  119. struct dma_chan *txchan;
  120. struct dma_chan *rxchan;
  121. int txdma_done;
  122. int rxdma_done;
  123. u64 tx_param;
  124. u64 rx_param;
  125. struct device *dma_dev;
  126. dma_addr_t dma_addr;
  127. /* Bus interface info */
  128. void *priv;
  129. #ifdef CONFIG_DEBUG_FS
  130. struct dentry *debugfs;
  131. #endif
  132. };
  133. #define dw_readl(dw, name) \
  134. __raw_readl(&(((struct dw_spi_reg *)dw->regs)->name))
  135. #define dw_writel(dw, name, val) \
  136. __raw_writel((val), &(((struct dw_spi_reg *)dw->regs)->name))
  137. #define dw_readw(dw, name) \
  138. __raw_readw(&(((struct dw_spi_reg *)dw->regs)->name))
  139. #define dw_writew(dw, name, val) \
  140. __raw_writew((val), &(((struct dw_spi_reg *)dw->regs)->name))
  141. static inline void spi_enable_chip(struct dw_spi *dws, int enable)
  142. {
  143. dw_writel(dws, ssienr, (enable ? 1 : 0));
  144. }
  145. static inline void spi_set_clk(struct dw_spi *dws, u16 div)
  146. {
  147. dw_writel(dws, baudr, div);
  148. }
  149. static inline void spi_chip_sel(struct dw_spi *dws, u16 cs)
  150. {
  151. if (cs > dws->num_cs)
  152. return;
  153. dw_writel(dws, ser, 1 << cs);
  154. }
  155. /* Disable IRQ bits */
  156. static inline void spi_mask_intr(struct dw_spi *dws, u32 mask)
  157. {
  158. u32 new_mask;
  159. new_mask = dw_readl(dws, imr) & ~mask;
  160. dw_writel(dws, imr, new_mask);
  161. }
  162. /* Enable IRQ bits */
  163. static inline void spi_umask_intr(struct dw_spi *dws, u32 mask)
  164. {
  165. u32 new_mask;
  166. new_mask = dw_readl(dws, imr) | mask;
  167. dw_writel(dws, imr, new_mask);
  168. }
  169. /*
  170. * Each SPI slave device to work with dw_api controller should
  171. * has such a structure claiming its working mode (PIO/DMA etc),
  172. * which can be save in the "controller_data" member of the
  173. * struct spi_device
  174. */
  175. struct dw_spi_chip {
  176. u8 poll_mode; /* 0 for contoller polling mode */
  177. u8 type; /* SPI/SSP/Micrwire */
  178. u8 enable_dma;
  179. void (*cs_control)(u32 command);
  180. };
  181. extern int dw_spi_add_host(struct dw_spi *dws);
  182. extern void dw_spi_remove_host(struct dw_spi *dws);
  183. extern int dw_spi_suspend_host(struct dw_spi *dws);
  184. extern int dw_spi_resume_host(struct dw_spi *dws);
  185. #endif /* DW_SPI_HEADER_H */