radeon_fb.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423
  1. /*
  2. * Copyright © 2007 David Airlie
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  21. * DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors:
  24. * David Airlie
  25. */
  26. #include <linux/module.h>
  27. #include <linux/slab.h>
  28. #include <linux/fb.h>
  29. #include "drmP.h"
  30. #include "drm.h"
  31. #include "drm_crtc.h"
  32. #include "drm_crtc_helper.h"
  33. #include "radeon_drm.h"
  34. #include "radeon.h"
  35. #include "drm_fb_helper.h"
  36. #include <linux/vga_switcheroo.h>
  37. /* object hierarchy -
  38. this contains a helper + a radeon fb
  39. the helper contains a pointer to radeon framebuffer baseclass.
  40. */
  41. struct radeon_fbdev {
  42. struct drm_fb_helper helper;
  43. struct radeon_framebuffer rfb;
  44. struct list_head fbdev_list;
  45. struct radeon_device *rdev;
  46. };
  47. static struct fb_ops radeonfb_ops = {
  48. .owner = THIS_MODULE,
  49. .fb_check_var = drm_fb_helper_check_var,
  50. .fb_set_par = drm_fb_helper_set_par,
  51. .fb_fillrect = cfb_fillrect,
  52. .fb_copyarea = cfb_copyarea,
  53. .fb_imageblit = cfb_imageblit,
  54. .fb_pan_display = drm_fb_helper_pan_display,
  55. .fb_blank = drm_fb_helper_blank,
  56. .fb_setcmap = drm_fb_helper_setcmap,
  57. .fb_debug_enter = drm_fb_helper_debug_enter,
  58. .fb_debug_leave = drm_fb_helper_debug_leave,
  59. };
  60. int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled)
  61. {
  62. int aligned = width;
  63. int align_large = (ASIC_IS_AVIVO(rdev)) || tiled;
  64. int pitch_mask = 0;
  65. switch (bpp / 8) {
  66. case 1:
  67. pitch_mask = align_large ? 255 : 127;
  68. break;
  69. case 2:
  70. pitch_mask = align_large ? 127 : 31;
  71. break;
  72. case 3:
  73. case 4:
  74. pitch_mask = align_large ? 63 : 15;
  75. break;
  76. }
  77. aligned += pitch_mask;
  78. aligned &= ~pitch_mask;
  79. return aligned;
  80. }
  81. static void radeonfb_destroy_pinned_object(struct drm_gem_object *gobj)
  82. {
  83. struct radeon_bo *rbo = gem_to_radeon_bo(gobj);
  84. int ret;
  85. ret = radeon_bo_reserve(rbo, false);
  86. if (likely(ret == 0)) {
  87. radeon_bo_kunmap(rbo);
  88. radeon_bo_unpin(rbo);
  89. radeon_bo_unreserve(rbo);
  90. }
  91. drm_gem_object_unreference_unlocked(gobj);
  92. }
  93. static int radeonfb_create_pinned_object(struct radeon_fbdev *rfbdev,
  94. struct drm_mode_fb_cmd2 *mode_cmd,
  95. struct drm_gem_object **gobj_p)
  96. {
  97. struct radeon_device *rdev = rfbdev->rdev;
  98. struct drm_gem_object *gobj = NULL;
  99. struct radeon_bo *rbo = NULL;
  100. bool fb_tiled = false; /* useful for testing */
  101. u32 tiling_flags = 0;
  102. int ret;
  103. int aligned_size, size;
  104. int height = mode_cmd->height;
  105. u32 bpp, depth;
  106. drm_fb_get_bpp_depth(mode_cmd->pixel_format, &depth, &bpp);
  107. /* need to align pitch with crtc limits */
  108. mode_cmd->pitches[0] = radeon_align_pitch(rdev, mode_cmd->width, bpp,
  109. fb_tiled) * ((bpp + 1) / 8);
  110. if (rdev->family >= CHIP_R600)
  111. height = ALIGN(mode_cmd->height, 8);
  112. size = mode_cmd->pitches[0] * height;
  113. aligned_size = ALIGN(size, PAGE_SIZE);
  114. ret = radeon_gem_object_create(rdev, aligned_size, 0,
  115. RADEON_GEM_DOMAIN_VRAM,
  116. false, true,
  117. &gobj);
  118. if (ret) {
  119. printk(KERN_ERR "failed to allocate framebuffer (%d)\n",
  120. aligned_size);
  121. return -ENOMEM;
  122. }
  123. rbo = gem_to_radeon_bo(gobj);
  124. if (fb_tiled)
  125. tiling_flags = RADEON_TILING_MACRO;
  126. #ifdef __BIG_ENDIAN
  127. switch (bpp) {
  128. case 32:
  129. tiling_flags |= RADEON_TILING_SWAP_32BIT;
  130. break;
  131. case 16:
  132. tiling_flags |= RADEON_TILING_SWAP_16BIT;
  133. default:
  134. break;
  135. }
  136. #endif
  137. if (tiling_flags) {
  138. ret = radeon_bo_set_tiling_flags(rbo,
  139. tiling_flags | RADEON_TILING_SURFACE,
  140. mode_cmd->pitches[0]);
  141. if (ret)
  142. dev_err(rdev->dev, "FB failed to set tiling flags\n");
  143. }
  144. ret = radeon_bo_reserve(rbo, false);
  145. if (unlikely(ret != 0))
  146. goto out_unref;
  147. ret = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, NULL);
  148. if (ret) {
  149. radeon_bo_unreserve(rbo);
  150. goto out_unref;
  151. }
  152. if (fb_tiled)
  153. radeon_bo_check_tiling(rbo, 0, 0);
  154. ret = radeon_bo_kmap(rbo, NULL);
  155. radeon_bo_unreserve(rbo);
  156. if (ret) {
  157. goto out_unref;
  158. }
  159. *gobj_p = gobj;
  160. return 0;
  161. out_unref:
  162. radeonfb_destroy_pinned_object(gobj);
  163. *gobj_p = NULL;
  164. return ret;
  165. }
  166. static int radeonfb_create(struct radeon_fbdev *rfbdev,
  167. struct drm_fb_helper_surface_size *sizes)
  168. {
  169. struct radeon_device *rdev = rfbdev->rdev;
  170. struct fb_info *info;
  171. struct drm_framebuffer *fb = NULL;
  172. struct drm_mode_fb_cmd2 mode_cmd;
  173. struct drm_gem_object *gobj = NULL;
  174. struct radeon_bo *rbo = NULL;
  175. struct device *device = &rdev->pdev->dev;
  176. int ret;
  177. unsigned long tmp;
  178. mode_cmd.width = sizes->surface_width;
  179. mode_cmd.height = sizes->surface_height;
  180. /* avivo can't scanout real 24bpp */
  181. if ((sizes->surface_bpp == 24) && ASIC_IS_AVIVO(rdev))
  182. sizes->surface_bpp = 32;
  183. mode_cmd.pixel_format = drm_mode_legacy_fb_format(sizes->surface_bpp,
  184. sizes->surface_depth);
  185. ret = radeonfb_create_pinned_object(rfbdev, &mode_cmd, &gobj);
  186. rbo = gem_to_radeon_bo(gobj);
  187. /* okay we have an object now allocate the framebuffer */
  188. info = framebuffer_alloc(0, device);
  189. if (info == NULL) {
  190. ret = -ENOMEM;
  191. goto out_unref;
  192. }
  193. info->par = rfbdev;
  194. radeon_framebuffer_init(rdev->ddev, &rfbdev->rfb, &mode_cmd, gobj);
  195. fb = &rfbdev->rfb.base;
  196. /* setup helper */
  197. rfbdev->helper.fb = fb;
  198. rfbdev->helper.fbdev = info;
  199. memset_io(rbo->kptr, 0x0, radeon_bo_size(rbo));
  200. strcpy(info->fix.id, "radeondrmfb");
  201. drm_fb_helper_fill_fix(info, fb->pitches[0], fb->depth);
  202. info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT;
  203. info->fbops = &radeonfb_ops;
  204. tmp = radeon_bo_gpu_offset(rbo) - rdev->mc.vram_start;
  205. info->fix.smem_start = rdev->mc.aper_base + tmp;
  206. info->fix.smem_len = radeon_bo_size(rbo);
  207. info->screen_base = rbo->kptr;
  208. info->screen_size = radeon_bo_size(rbo);
  209. drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height);
  210. /* setup aperture base/size for vesafb takeover */
  211. info->apertures = alloc_apertures(1);
  212. if (!info->apertures) {
  213. ret = -ENOMEM;
  214. goto out_unref;
  215. }
  216. info->apertures->ranges[0].base = rdev->ddev->mode_config.fb_base;
  217. info->apertures->ranges[0].size = rdev->mc.aper_size;
  218. info->pixmap.size = 64*1024;
  219. info->pixmap.buf_align = 8;
  220. info->pixmap.access_align = 32;
  221. info->pixmap.flags = FB_PIXMAP_SYSTEM;
  222. info->pixmap.scan_align = 1;
  223. if (info->screen_base == NULL) {
  224. ret = -ENOSPC;
  225. goto out_unref;
  226. }
  227. ret = fb_alloc_cmap(&info->cmap, 256, 0);
  228. if (ret) {
  229. ret = -ENOMEM;
  230. goto out_unref;
  231. }
  232. DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
  233. DRM_INFO("vram apper at 0x%lX\n", (unsigned long)rdev->mc.aper_base);
  234. DRM_INFO("size %lu\n", (unsigned long)radeon_bo_size(rbo));
  235. DRM_INFO("fb depth is %d\n", fb->depth);
  236. DRM_INFO(" pitch is %d\n", fb->pitches[0]);
  237. vga_switcheroo_client_fb_set(rdev->ddev->pdev, info);
  238. return 0;
  239. out_unref:
  240. if (rbo) {
  241. }
  242. if (fb && ret) {
  243. drm_gem_object_unreference(gobj);
  244. drm_framebuffer_cleanup(fb);
  245. kfree(fb);
  246. }
  247. return ret;
  248. }
  249. static int radeon_fb_find_or_create_single(struct drm_fb_helper *helper,
  250. struct drm_fb_helper_surface_size *sizes)
  251. {
  252. struct radeon_fbdev *rfbdev = (struct radeon_fbdev *)helper;
  253. int new_fb = 0;
  254. int ret;
  255. if (!helper->fb) {
  256. ret = radeonfb_create(rfbdev, sizes);
  257. if (ret)
  258. return ret;
  259. new_fb = 1;
  260. }
  261. return new_fb;
  262. }
  263. static char *mode_option;
  264. int radeon_parse_options(char *options)
  265. {
  266. char *this_opt;
  267. if (!options || !*options)
  268. return 0;
  269. while ((this_opt = strsep(&options, ",")) != NULL) {
  270. if (!*this_opt)
  271. continue;
  272. mode_option = this_opt;
  273. }
  274. return 0;
  275. }
  276. void radeon_fb_output_poll_changed(struct radeon_device *rdev)
  277. {
  278. drm_fb_helper_hotplug_event(&rdev->mode_info.rfbdev->helper);
  279. }
  280. static int radeon_fbdev_destroy(struct drm_device *dev, struct radeon_fbdev *rfbdev)
  281. {
  282. struct fb_info *info;
  283. struct radeon_framebuffer *rfb = &rfbdev->rfb;
  284. if (rfbdev->helper.fbdev) {
  285. info = rfbdev->helper.fbdev;
  286. unregister_framebuffer(info);
  287. if (info->cmap.len)
  288. fb_dealloc_cmap(&info->cmap);
  289. framebuffer_release(info);
  290. }
  291. if (rfb->obj) {
  292. radeonfb_destroy_pinned_object(rfb->obj);
  293. rfb->obj = NULL;
  294. }
  295. drm_fb_helper_fini(&rfbdev->helper);
  296. drm_framebuffer_cleanup(&rfb->base);
  297. return 0;
  298. }
  299. static struct drm_fb_helper_funcs radeon_fb_helper_funcs = {
  300. .gamma_set = radeon_crtc_fb_gamma_set,
  301. .gamma_get = radeon_crtc_fb_gamma_get,
  302. .fb_probe = radeon_fb_find_or_create_single,
  303. };
  304. int radeon_fbdev_init(struct radeon_device *rdev)
  305. {
  306. struct radeon_fbdev *rfbdev;
  307. int bpp_sel = 32;
  308. int ret;
  309. /* select 8 bpp console on RN50 or 16MB cards */
  310. if (ASIC_IS_RN50(rdev) || rdev->mc.real_vram_size <= (32*1024*1024))
  311. bpp_sel = 8;
  312. rfbdev = kzalloc(sizeof(struct radeon_fbdev), GFP_KERNEL);
  313. if (!rfbdev)
  314. return -ENOMEM;
  315. rfbdev->rdev = rdev;
  316. rdev->mode_info.rfbdev = rfbdev;
  317. rfbdev->helper.funcs = &radeon_fb_helper_funcs;
  318. ret = drm_fb_helper_init(rdev->ddev, &rfbdev->helper,
  319. rdev->num_crtc,
  320. RADEONFB_CONN_LIMIT);
  321. if (ret) {
  322. kfree(rfbdev);
  323. return ret;
  324. }
  325. drm_fb_helper_single_add_all_connectors(&rfbdev->helper);
  326. drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel);
  327. return 0;
  328. }
  329. void radeon_fbdev_fini(struct radeon_device *rdev)
  330. {
  331. if (!rdev->mode_info.rfbdev)
  332. return;
  333. radeon_fbdev_destroy(rdev->ddev, rdev->mode_info.rfbdev);
  334. kfree(rdev->mode_info.rfbdev);
  335. rdev->mode_info.rfbdev = NULL;
  336. }
  337. void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state)
  338. {
  339. fb_set_suspend(rdev->mode_info.rfbdev->helper.fbdev, state);
  340. }
  341. int radeon_fbdev_total_size(struct radeon_device *rdev)
  342. {
  343. struct radeon_bo *robj;
  344. int size = 0;
  345. robj = gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj);
  346. size += radeon_bo_size(robj);
  347. return size;
  348. }
  349. bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj)
  350. {
  351. if (robj == gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj))
  352. return true;
  353. return false;
  354. }