Kconfig.cpu 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482
  1. comment "Processor Type"
  2. choice
  3. prompt "CPU family support"
  4. default M68KCLASSIC if MMU
  5. default COLDFIRE if !MMU
  6. help
  7. The Freescale (was Motorola) M68K family of processors implements
  8. the full 68000 processor instruction set.
  9. The Freescale ColdFire family of processors is a modern derivative
  10. of the 68000 processor family. They are mainly targeted at embedded
  11. applications, and are all System-On-Chip (SOC) devices, as opposed
  12. to stand alone CPUs. They implement a subset of the original 68000
  13. processor instruction set.
  14. If you anticipate running this kernel on a computer with a classic
  15. MC68xxx processor, select M68KCLASSIC.
  16. If you anticipate running this kernel on a computer with a ColdFire
  17. processor, select COLDFIRE.
  18. config M68KCLASSIC
  19. bool "Classic M68K CPU family support"
  20. config COLDFIRE
  21. bool "Coldfire CPU family support"
  22. select GENERIC_GPIO
  23. select ARCH_WANT_OPTIONAL_GPIOLIB
  24. select ARCH_HAVE_CUSTOM_GPIO_H
  25. select CPU_HAS_NO_BITFIELDS
  26. select CPU_HAS_NO_MULDIV64
  27. select GENERIC_CSUM
  28. endchoice
  29. if M68KCLASSIC
  30. config M68000
  31. bool
  32. select CPU_HAS_NO_BITFIELDS
  33. select CPU_HAS_NO_MULDIV64
  34. select CPU_HAS_NO_UNALIGNED
  35. select GENERIC_CSUM
  36. help
  37. The Freescale (was Motorola) 68000 CPU is the first generation of
  38. the well known M68K family of processors. The CPU core as well as
  39. being available as a stand alone CPU was also used in many
  40. System-On-Chip devices (eg 68328, 68302, etc). It does not contain
  41. a paging MMU.
  42. config MCPU32
  43. bool
  44. select CPU_HAS_NO_BITFIELDS
  45. select CPU_HAS_NO_UNALIGNED
  46. help
  47. The Freescale (was then Motorola) CPU32 is a CPU core that is
  48. based on the 68020 processor. For the most part it is used in
  49. System-On-Chip parts, and does not contain a paging MMU.
  50. config M68020
  51. bool "68020 support"
  52. depends on MMU
  53. select GENERIC_ATOMIC64
  54. select CPU_HAS_ADDRESS_SPACES
  55. help
  56. If you anticipate running this kernel on a computer with a MC68020
  57. processor, say Y. Otherwise, say N. Note that the 68020 requires a
  58. 68851 MMU (Memory Management Unit) to run Linux/m68k, except on the
  59. Sun 3, which provides its own version.
  60. config M68030
  61. bool "68030 support"
  62. depends on MMU && !MMU_SUN3
  63. select GENERIC_ATOMIC64
  64. select CPU_HAS_ADDRESS_SPACES
  65. help
  66. If you anticipate running this kernel on a computer with a MC68030
  67. processor, say Y. Otherwise, say N. Note that a MC68EC030 will not
  68. work, as it does not include an MMU (Memory Management Unit).
  69. config M68040
  70. bool "68040 support"
  71. depends on MMU && !MMU_SUN3
  72. select GENERIC_ATOMIC64
  73. select CPU_HAS_ADDRESS_SPACES
  74. help
  75. If you anticipate running this kernel on a computer with a MC68LC040
  76. or MC68040 processor, say Y. Otherwise, say N. Note that an
  77. MC68EC040 will not work, as it does not include an MMU (Memory
  78. Management Unit).
  79. config M68060
  80. bool "68060 support"
  81. depends on MMU && !MMU_SUN3
  82. select GENERIC_ATOMIC64
  83. select CPU_HAS_ADDRESS_SPACES
  84. help
  85. If you anticipate running this kernel on a computer with a MC68060
  86. processor, say Y. Otherwise, say N.
  87. config M68328
  88. bool "MC68328"
  89. depends on !MMU
  90. select M68000
  91. help
  92. Motorola 68328 processor support.
  93. config M68EZ328
  94. bool "MC68EZ328"
  95. depends on !MMU
  96. select M68000
  97. help
  98. Motorola 68EX328 processor support.
  99. config M68VZ328
  100. bool "MC68VZ328"
  101. depends on !MMU
  102. select M68000
  103. help
  104. Motorola 68VZ328 processor support.
  105. config M68360
  106. bool "MC68360"
  107. depends on !MMU
  108. select MCPU32
  109. help
  110. Motorola 68360 processor support.
  111. endif # M68KCLASSIC
  112. if COLDFIRE
  113. config M5206
  114. bool "MCF5206"
  115. depends on !MMU
  116. select COLDFIRE_SW_A7
  117. select HAVE_MBAR
  118. help
  119. Motorola ColdFire 5206 processor support.
  120. config M5206e
  121. bool "MCF5206e"
  122. depends on !MMU
  123. select COLDFIRE_SW_A7
  124. select HAVE_MBAR
  125. help
  126. Motorola ColdFire 5206e processor support.
  127. config M520x
  128. bool "MCF520x"
  129. depends on !MMU
  130. select GENERIC_CLOCKEVENTS
  131. select HAVE_CACHE_SPLIT
  132. help
  133. Freescale Coldfire 5207/5208 processor support.
  134. config M523x
  135. bool "MCF523x"
  136. depends on !MMU
  137. select GENERIC_CLOCKEVENTS
  138. select HAVE_CACHE_SPLIT
  139. select HAVE_IPSBAR
  140. help
  141. Freescale Coldfire 5230/1/2/4/5 processor support
  142. config M5249
  143. bool "MCF5249"
  144. depends on !MMU
  145. select COLDFIRE_SW_A7
  146. select HAVE_MBAR
  147. help
  148. Motorola ColdFire 5249 processor support.
  149. config M525x
  150. bool "MCF525x"
  151. depends on !MMU
  152. select COLDFIRE_SW_A7
  153. select HAVE_MBAR
  154. help
  155. Freescale (Motorola) Coldfire 5251/5253 processor support.
  156. config M527x
  157. bool
  158. config M5271
  159. bool "MCF5271"
  160. depends on !MMU
  161. select M527x
  162. select HAVE_CACHE_SPLIT
  163. select HAVE_IPSBAR
  164. select GENERIC_CLOCKEVENTS
  165. help
  166. Freescale (Motorola) ColdFire 5270/5271 processor support.
  167. config M5272
  168. bool "MCF5272"
  169. depends on !MMU
  170. select COLDFIRE_SW_A7
  171. select HAVE_MBAR
  172. help
  173. Motorola ColdFire 5272 processor support.
  174. config M5275
  175. bool "MCF5275"
  176. depends on !MMU
  177. select M527x
  178. select HAVE_CACHE_SPLIT
  179. select HAVE_IPSBAR
  180. select GENERIC_CLOCKEVENTS
  181. help
  182. Freescale (Motorola) ColdFire 5274/5275 processor support.
  183. config M528x
  184. bool "MCF528x"
  185. depends on !MMU
  186. select GENERIC_CLOCKEVENTS
  187. select HAVE_CACHE_SPLIT
  188. select HAVE_IPSBAR
  189. help
  190. Motorola ColdFire 5280/5282 processor support.
  191. config M5307
  192. bool "MCF5307"
  193. depends on !MMU
  194. select COLDFIRE_SW_A7
  195. select HAVE_CACHE_CB
  196. select HAVE_MBAR
  197. help
  198. Motorola ColdFire 5307 processor support.
  199. config M532x
  200. bool "MCF532x"
  201. depends on !MMU
  202. select HAVE_CACHE_CB
  203. help
  204. Freescale (Motorola) ColdFire 532x processor support.
  205. config M5407
  206. bool "MCF5407"
  207. depends on !MMU
  208. select COLDFIRE_SW_A7
  209. select HAVE_CACHE_CB
  210. select HAVE_MBAR
  211. help
  212. Motorola ColdFire 5407 processor support.
  213. config M54xx
  214. bool
  215. config M547x
  216. bool "MCF547x"
  217. select M54xx
  218. select MMU_COLDFIRE if MMU
  219. select HAVE_CACHE_CB
  220. select HAVE_MBAR
  221. help
  222. Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
  223. config M548x
  224. bool "MCF548x"
  225. select MMU_COLDFIRE if MMU
  226. select M54xx
  227. select HAVE_CACHE_CB
  228. select HAVE_MBAR
  229. help
  230. Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
  231. config M5441x
  232. bool "MCF5441x"
  233. depends on !MMU
  234. select GENERIC_CLOCKEVENTS
  235. select HAVE_CACHE_CB
  236. help
  237. Freescale Coldfire 54410/54415/54416/54417/54418 processor support.
  238. endif # COLDFIRE
  239. comment "Processor Specific Options"
  240. config M68KFPU_EMU
  241. bool "Math emulation support (EXPERIMENTAL)"
  242. depends on MMU
  243. depends on EXPERIMENTAL
  244. help
  245. At some point in the future, this will cause floating-point math
  246. instructions to be emulated by the kernel on machines that lack a
  247. floating-point math coprocessor. Thrill-seekers and chronically
  248. sleep-deprived psychotic hacker types can say Y now, everyone else
  249. should probably wait a while.
  250. config M68KFPU_EMU_EXTRAPREC
  251. bool "Math emulation extra precision"
  252. depends on M68KFPU_EMU
  253. help
  254. The fpu uses normally a few bit more during calculations for
  255. correct rounding, the emulator can (often) do the same but this
  256. extra calculation can cost quite some time, so you can disable
  257. it here. The emulator will then "only" calculate with a 64 bit
  258. mantissa and round slightly incorrect, what is more than enough
  259. for normal usage.
  260. config M68KFPU_EMU_ONLY
  261. bool "Math emulation only kernel"
  262. depends on M68KFPU_EMU
  263. help
  264. This option prevents any floating-point instructions from being
  265. compiled into the kernel, thereby the kernel doesn't save any
  266. floating point context anymore during task switches, so this
  267. kernel will only be usable on machines without a floating-point
  268. math coprocessor. This makes the kernel a bit faster as no tests
  269. needs to be executed whether a floating-point instruction in the
  270. kernel should be executed or not.
  271. config ADVANCED
  272. bool "Advanced configuration options"
  273. depends on MMU
  274. ---help---
  275. This gives you access to some advanced options for the CPU. The
  276. defaults should be fine for most users, but these options may make
  277. it possible for you to improve performance somewhat if you know what
  278. you are doing.
  279. Note that the answer to this question won't directly affect the
  280. kernel: saying N will just cause the configurator to skip all
  281. the questions about these options.
  282. Most users should say N to this question.
  283. config RMW_INSNS
  284. bool "Use read-modify-write instructions"
  285. depends on ADVANCED
  286. ---help---
  287. This allows to use certain instructions that work with indivisible
  288. read-modify-write bus cycles. While this is faster than the
  289. workaround of disabling interrupts, it can conflict with DMA
  290. ( = direct memory access) on many Amiga systems, and it is also said
  291. to destabilize other machines. It is very likely that this will
  292. cause serious problems on any Amiga or Atari Medusa if set. The only
  293. configuration where it should work are 68030-based Ataris, where it
  294. apparently improves performance. But you've been warned! Unless you
  295. really know what you are doing, say N. Try Y only if you're quite
  296. adventurous.
  297. config SINGLE_MEMORY_CHUNK
  298. bool "Use one physical chunk of memory only" if ADVANCED && !SUN3
  299. depends on MMU
  300. default y if SUN3
  301. select NEED_MULTIPLE_NODES
  302. help
  303. Ignore all but the first contiguous chunk of physical memory for VM
  304. purposes. This will save a few bytes kernel size and may speed up
  305. some operations. Say N if not sure.
  306. config ARCH_DISCONTIGMEM_ENABLE
  307. def_bool MMU && !SINGLE_MEMORY_CHUNK
  308. config 060_WRITETHROUGH
  309. bool "Use write-through caching for 68060 supervisor accesses"
  310. depends on ADVANCED && M68060
  311. ---help---
  312. The 68060 generally uses copyback caching of recently accessed data.
  313. Copyback caching means that memory writes will be held in an on-chip
  314. cache and only written back to memory some time later. Saying Y
  315. here will force supervisor (kernel) accesses to use writethrough
  316. caching. Writethrough caching means that data is written to memory
  317. straight away, so that cache and memory data always agree.
  318. Writethrough caching is less efficient, but is needed for some
  319. drivers on 68060 based systems where the 68060 bus snooping signal
  320. is hardwired on. The 53c710 SCSI driver is known to suffer from
  321. this problem.
  322. config M68K_L2_CACHE
  323. bool
  324. depends on MAC
  325. default y
  326. config NODES_SHIFT
  327. int
  328. default "3"
  329. depends on !SINGLE_MEMORY_CHUNK
  330. config CPU_HAS_NO_BITFIELDS
  331. bool
  332. config CPU_HAS_NO_MULDIV64
  333. bool
  334. config CPU_HAS_NO_UNALIGNED
  335. bool
  336. config CPU_HAS_ADDRESS_SPACES
  337. bool
  338. config FPU
  339. bool
  340. config COLDFIRE_SW_A7
  341. bool
  342. config HAVE_CACHE_SPLIT
  343. bool
  344. config HAVE_CACHE_CB
  345. bool
  346. config HAVE_MBAR
  347. bool
  348. config HAVE_IPSBAR
  349. bool
  350. config CLOCK_SET
  351. bool "Enable setting the CPU clock frequency"
  352. depends on COLDFIRE
  353. default n
  354. help
  355. On some CPU's you do not need to know what the core CPU clock
  356. frequency is. On these you can disable clock setting. On some
  357. traditional 68K parts, and on all ColdFire parts you need to set
  358. the appropriate CPU clock frequency. On these devices many of the
  359. onboard peripherals derive their timing from the master CPU clock
  360. frequency.
  361. config CLOCK_FREQ
  362. int "Set the core clock frequency"
  363. default "66666666"
  364. depends on CLOCK_SET
  365. help
  366. Define the CPU clock frequency in use. This is the core clock
  367. frequency, it may or may not be the same as the external clock
  368. crystal fitted to your board. Some processors have an internal
  369. PLL and can have their frequency programmed at run time, others
  370. use internal dividers. In general the kernel won't setup a PLL
  371. if it is fitted (there are some exceptions). This value will be
  372. specific to the exact CPU that you are using.
  373. config OLDMASK
  374. bool "Old mask 5307 (1H55J) silicon"
  375. depends on M5307
  376. help
  377. Build support for the older revision ColdFire 5307 silicon.
  378. Specifically this is the 1H55J mask revision.
  379. if HAVE_CACHE_SPLIT
  380. choice
  381. prompt "Split Cache Configuration"
  382. default CACHE_I
  383. config CACHE_I
  384. bool "Instruction"
  385. help
  386. Use all of the ColdFire CPU cache memory as an instruction cache.
  387. config CACHE_D
  388. bool "Data"
  389. help
  390. Use all of the ColdFire CPU cache memory as a data cache.
  391. config CACHE_BOTH
  392. bool "Both"
  393. help
  394. Split the ColdFire CPU cache, and use half as an instruction cache
  395. and half as a data cache.
  396. endchoice
  397. endif
  398. if HAVE_CACHE_CB
  399. choice
  400. prompt "Data cache mode"
  401. default CACHE_WRITETHRU
  402. config CACHE_WRITETHRU
  403. bool "Write-through"
  404. help
  405. The ColdFire CPU cache is set into Write-through mode.
  406. config CACHE_COPYBACK
  407. bool "Copy-back"
  408. help
  409. The ColdFire CPU cache is set into Copy-back mode.
  410. endchoice
  411. endif