pcmcia.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842
  1. /*
  2. * Sonics Silicon Backplane
  3. * PCMCIA-Hostbus related functions
  4. *
  5. * Copyright 2006 Johannes Berg <johannes@sipsolutions.net>
  6. * Copyright 2007-2008 Michael Buesch <m@bues.ch>
  7. *
  8. * Licensed under the GNU/GPL. See COPYING for details.
  9. */
  10. #include <linux/ssb/ssb.h>
  11. #include <linux/delay.h>
  12. #include <linux/io.h>
  13. #include <linux/etherdevice.h>
  14. #include <pcmcia/cistpl.h>
  15. #include <pcmcia/ciscode.h>
  16. #include <pcmcia/ds.h>
  17. #include <pcmcia/cisreg.h>
  18. #include "ssb_private.h"
  19. /* Define the following to 1 to enable a printk on each coreswitch. */
  20. #define SSB_VERBOSE_PCMCIACORESWITCH_DEBUG 0
  21. /* PCMCIA configuration registers */
  22. #define SSB_PCMCIA_ADDRESS0 0x2E
  23. #define SSB_PCMCIA_ADDRESS1 0x30
  24. #define SSB_PCMCIA_ADDRESS2 0x32
  25. #define SSB_PCMCIA_MEMSEG 0x34
  26. #define SSB_PCMCIA_SPROMCTL 0x36
  27. #define SSB_PCMCIA_SPROMCTL_IDLE 0
  28. #define SSB_PCMCIA_SPROMCTL_WRITE 1
  29. #define SSB_PCMCIA_SPROMCTL_READ 2
  30. #define SSB_PCMCIA_SPROMCTL_WRITEEN 4
  31. #define SSB_PCMCIA_SPROMCTL_WRITEDIS 7
  32. #define SSB_PCMCIA_SPROMCTL_DONE 8
  33. #define SSB_PCMCIA_SPROM_DATALO 0x38
  34. #define SSB_PCMCIA_SPROM_DATAHI 0x3A
  35. #define SSB_PCMCIA_SPROM_ADDRLO 0x3C
  36. #define SSB_PCMCIA_SPROM_ADDRHI 0x3E
  37. /* Hardware invariants CIS tuples */
  38. #define SSB_PCMCIA_CIS 0x80
  39. #define SSB_PCMCIA_CIS_ID 0x01
  40. #define SSB_PCMCIA_CIS_BOARDREV 0x02
  41. #define SSB_PCMCIA_CIS_PA 0x03
  42. #define SSB_PCMCIA_CIS_PA_PA0B0_LO 0
  43. #define SSB_PCMCIA_CIS_PA_PA0B0_HI 1
  44. #define SSB_PCMCIA_CIS_PA_PA0B1_LO 2
  45. #define SSB_PCMCIA_CIS_PA_PA0B1_HI 3
  46. #define SSB_PCMCIA_CIS_PA_PA0B2_LO 4
  47. #define SSB_PCMCIA_CIS_PA_PA0B2_HI 5
  48. #define SSB_PCMCIA_CIS_PA_ITSSI 6
  49. #define SSB_PCMCIA_CIS_PA_MAXPOW 7
  50. #define SSB_PCMCIA_CIS_OEMNAME 0x04
  51. #define SSB_PCMCIA_CIS_CCODE 0x05
  52. #define SSB_PCMCIA_CIS_ANTENNA 0x06
  53. #define SSB_PCMCIA_CIS_ANTGAIN 0x07
  54. #define SSB_PCMCIA_CIS_BFLAGS 0x08
  55. #define SSB_PCMCIA_CIS_LEDS 0x09
  56. /* PCMCIA SPROM size. */
  57. #define SSB_PCMCIA_SPROM_SIZE 256
  58. #define SSB_PCMCIA_SPROM_SIZE_BYTES (SSB_PCMCIA_SPROM_SIZE * sizeof(u16))
  59. /* Write to a PCMCIA configuration register. */
  60. static int ssb_pcmcia_cfg_write(struct ssb_bus *bus, u8 offset, u8 value)
  61. {
  62. int res;
  63. res = pcmcia_write_config_byte(bus->host_pcmcia, offset, value);
  64. if (unlikely(res != 0))
  65. return -EBUSY;
  66. return 0;
  67. }
  68. /* Read from a PCMCIA configuration register. */
  69. static int ssb_pcmcia_cfg_read(struct ssb_bus *bus, u8 offset, u8 *value)
  70. {
  71. int res;
  72. res = pcmcia_read_config_byte(bus->host_pcmcia, offset, value);
  73. if (unlikely(res != 0))
  74. return -EBUSY;
  75. return 0;
  76. }
  77. int ssb_pcmcia_switch_coreidx(struct ssb_bus *bus,
  78. u8 coreidx)
  79. {
  80. int err;
  81. int attempts = 0;
  82. u32 cur_core;
  83. u32 addr;
  84. u32 read_addr;
  85. u8 val;
  86. addr = (coreidx * SSB_CORE_SIZE) + SSB_ENUM_BASE;
  87. while (1) {
  88. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_ADDRESS0,
  89. (addr & 0x0000F000) >> 12);
  90. if (err)
  91. goto error;
  92. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_ADDRESS1,
  93. (addr & 0x00FF0000) >> 16);
  94. if (err)
  95. goto error;
  96. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_ADDRESS2,
  97. (addr & 0xFF000000) >> 24);
  98. if (err)
  99. goto error;
  100. read_addr = 0;
  101. err = ssb_pcmcia_cfg_read(bus, SSB_PCMCIA_ADDRESS0, &val);
  102. if (err)
  103. goto error;
  104. read_addr |= ((u32)(val & 0x0F)) << 12;
  105. err = ssb_pcmcia_cfg_read(bus, SSB_PCMCIA_ADDRESS1, &val);
  106. if (err)
  107. goto error;
  108. read_addr |= ((u32)val) << 16;
  109. err = ssb_pcmcia_cfg_read(bus, SSB_PCMCIA_ADDRESS2, &val);
  110. if (err)
  111. goto error;
  112. read_addr |= ((u32)val) << 24;
  113. cur_core = (read_addr - SSB_ENUM_BASE) / SSB_CORE_SIZE;
  114. if (cur_core == coreidx)
  115. break;
  116. err = -ETIMEDOUT;
  117. if (attempts++ > SSB_BAR0_MAX_RETRIES)
  118. goto error;
  119. udelay(10);
  120. }
  121. return 0;
  122. error:
  123. ssb_err("Failed to switch to core %u\n", coreidx);
  124. return err;
  125. }
  126. int ssb_pcmcia_switch_core(struct ssb_bus *bus,
  127. struct ssb_device *dev)
  128. {
  129. int err;
  130. #if SSB_VERBOSE_PCMCIACORESWITCH_DEBUG
  131. ssb_info("Switching to %s core, index %d\n",
  132. ssb_core_name(dev->id.coreid),
  133. dev->core_index);
  134. #endif
  135. err = ssb_pcmcia_switch_coreidx(bus, dev->core_index);
  136. if (!err)
  137. bus->mapped_device = dev;
  138. return err;
  139. }
  140. int ssb_pcmcia_switch_segment(struct ssb_bus *bus, u8 seg)
  141. {
  142. int attempts = 0;
  143. int err;
  144. u8 val;
  145. SSB_WARN_ON((seg != 0) && (seg != 1));
  146. while (1) {
  147. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_MEMSEG, seg);
  148. if (err)
  149. goto error;
  150. err = ssb_pcmcia_cfg_read(bus, SSB_PCMCIA_MEMSEG, &val);
  151. if (err)
  152. goto error;
  153. if (val == seg)
  154. break;
  155. err = -ETIMEDOUT;
  156. if (unlikely(attempts++ > SSB_BAR0_MAX_RETRIES))
  157. goto error;
  158. udelay(10);
  159. }
  160. bus->mapped_pcmcia_seg = seg;
  161. return 0;
  162. error:
  163. ssb_err("Failed to switch pcmcia segment\n");
  164. return err;
  165. }
  166. static int select_core_and_segment(struct ssb_device *dev,
  167. u16 *offset)
  168. {
  169. struct ssb_bus *bus = dev->bus;
  170. int err;
  171. u8 need_segment;
  172. if (*offset >= 0x800) {
  173. *offset -= 0x800;
  174. need_segment = 1;
  175. } else
  176. need_segment = 0;
  177. if (unlikely(dev != bus->mapped_device)) {
  178. err = ssb_pcmcia_switch_core(bus, dev);
  179. if (unlikely(err))
  180. return err;
  181. }
  182. if (unlikely(need_segment != bus->mapped_pcmcia_seg)) {
  183. err = ssb_pcmcia_switch_segment(bus, need_segment);
  184. if (unlikely(err))
  185. return err;
  186. }
  187. return 0;
  188. }
  189. static u8 ssb_pcmcia_read8(struct ssb_device *dev, u16 offset)
  190. {
  191. struct ssb_bus *bus = dev->bus;
  192. unsigned long flags;
  193. int err;
  194. u8 value = 0xFF;
  195. spin_lock_irqsave(&bus->bar_lock, flags);
  196. err = select_core_and_segment(dev, &offset);
  197. if (likely(!err))
  198. value = readb(bus->mmio + offset);
  199. spin_unlock_irqrestore(&bus->bar_lock, flags);
  200. return value;
  201. }
  202. static u16 ssb_pcmcia_read16(struct ssb_device *dev, u16 offset)
  203. {
  204. struct ssb_bus *bus = dev->bus;
  205. unsigned long flags;
  206. int err;
  207. u16 value = 0xFFFF;
  208. spin_lock_irqsave(&bus->bar_lock, flags);
  209. err = select_core_and_segment(dev, &offset);
  210. if (likely(!err))
  211. value = readw(bus->mmio + offset);
  212. spin_unlock_irqrestore(&bus->bar_lock, flags);
  213. return value;
  214. }
  215. static u32 ssb_pcmcia_read32(struct ssb_device *dev, u16 offset)
  216. {
  217. struct ssb_bus *bus = dev->bus;
  218. unsigned long flags;
  219. int err;
  220. u32 lo = 0xFFFFFFFF, hi = 0xFFFFFFFF;
  221. spin_lock_irqsave(&bus->bar_lock, flags);
  222. err = select_core_and_segment(dev, &offset);
  223. if (likely(!err)) {
  224. lo = readw(bus->mmio + offset);
  225. hi = readw(bus->mmio + offset + 2);
  226. }
  227. spin_unlock_irqrestore(&bus->bar_lock, flags);
  228. return (lo | (hi << 16));
  229. }
  230. #ifdef CONFIG_SSB_BLOCKIO
  231. static void ssb_pcmcia_block_read(struct ssb_device *dev, void *buffer,
  232. size_t count, u16 offset, u8 reg_width)
  233. {
  234. struct ssb_bus *bus = dev->bus;
  235. unsigned long flags;
  236. void __iomem *addr = bus->mmio + offset;
  237. int err;
  238. spin_lock_irqsave(&bus->bar_lock, flags);
  239. err = select_core_and_segment(dev, &offset);
  240. if (unlikely(err)) {
  241. memset(buffer, 0xFF, count);
  242. goto unlock;
  243. }
  244. switch (reg_width) {
  245. case sizeof(u8): {
  246. u8 *buf = buffer;
  247. while (count) {
  248. *buf = __raw_readb(addr);
  249. buf++;
  250. count--;
  251. }
  252. break;
  253. }
  254. case sizeof(u16): {
  255. __le16 *buf = buffer;
  256. SSB_WARN_ON(count & 1);
  257. while (count) {
  258. *buf = (__force __le16)__raw_readw(addr);
  259. buf++;
  260. count -= 2;
  261. }
  262. break;
  263. }
  264. case sizeof(u32): {
  265. __le16 *buf = buffer;
  266. SSB_WARN_ON(count & 3);
  267. while (count) {
  268. *buf = (__force __le16)__raw_readw(addr);
  269. buf++;
  270. *buf = (__force __le16)__raw_readw(addr + 2);
  271. buf++;
  272. count -= 4;
  273. }
  274. break;
  275. }
  276. default:
  277. SSB_WARN_ON(1);
  278. }
  279. unlock:
  280. spin_unlock_irqrestore(&bus->bar_lock, flags);
  281. }
  282. #endif /* CONFIG_SSB_BLOCKIO */
  283. static void ssb_pcmcia_write8(struct ssb_device *dev, u16 offset, u8 value)
  284. {
  285. struct ssb_bus *bus = dev->bus;
  286. unsigned long flags;
  287. int err;
  288. spin_lock_irqsave(&bus->bar_lock, flags);
  289. err = select_core_and_segment(dev, &offset);
  290. if (likely(!err))
  291. writeb(value, bus->mmio + offset);
  292. mmiowb();
  293. spin_unlock_irqrestore(&bus->bar_lock, flags);
  294. }
  295. static void ssb_pcmcia_write16(struct ssb_device *dev, u16 offset, u16 value)
  296. {
  297. struct ssb_bus *bus = dev->bus;
  298. unsigned long flags;
  299. int err;
  300. spin_lock_irqsave(&bus->bar_lock, flags);
  301. err = select_core_and_segment(dev, &offset);
  302. if (likely(!err))
  303. writew(value, bus->mmio + offset);
  304. mmiowb();
  305. spin_unlock_irqrestore(&bus->bar_lock, flags);
  306. }
  307. static void ssb_pcmcia_write32(struct ssb_device *dev, u16 offset, u32 value)
  308. {
  309. struct ssb_bus *bus = dev->bus;
  310. unsigned long flags;
  311. int err;
  312. spin_lock_irqsave(&bus->bar_lock, flags);
  313. err = select_core_and_segment(dev, &offset);
  314. if (likely(!err)) {
  315. writew((value & 0x0000FFFF), bus->mmio + offset);
  316. writew(((value & 0xFFFF0000) >> 16), bus->mmio + offset + 2);
  317. }
  318. mmiowb();
  319. spin_unlock_irqrestore(&bus->bar_lock, flags);
  320. }
  321. #ifdef CONFIG_SSB_BLOCKIO
  322. static void ssb_pcmcia_block_write(struct ssb_device *dev, const void *buffer,
  323. size_t count, u16 offset, u8 reg_width)
  324. {
  325. struct ssb_bus *bus = dev->bus;
  326. unsigned long flags;
  327. void __iomem *addr = bus->mmio + offset;
  328. int err;
  329. spin_lock_irqsave(&bus->bar_lock, flags);
  330. err = select_core_and_segment(dev, &offset);
  331. if (unlikely(err))
  332. goto unlock;
  333. switch (reg_width) {
  334. case sizeof(u8): {
  335. const u8 *buf = buffer;
  336. while (count) {
  337. __raw_writeb(*buf, addr);
  338. buf++;
  339. count--;
  340. }
  341. break;
  342. }
  343. case sizeof(u16): {
  344. const __le16 *buf = buffer;
  345. SSB_WARN_ON(count & 1);
  346. while (count) {
  347. __raw_writew((__force u16)(*buf), addr);
  348. buf++;
  349. count -= 2;
  350. }
  351. break;
  352. }
  353. case sizeof(u32): {
  354. const __le16 *buf = buffer;
  355. SSB_WARN_ON(count & 3);
  356. while (count) {
  357. __raw_writew((__force u16)(*buf), addr);
  358. buf++;
  359. __raw_writew((__force u16)(*buf), addr + 2);
  360. buf++;
  361. count -= 4;
  362. }
  363. break;
  364. }
  365. default:
  366. SSB_WARN_ON(1);
  367. }
  368. unlock:
  369. mmiowb();
  370. spin_unlock_irqrestore(&bus->bar_lock, flags);
  371. }
  372. #endif /* CONFIG_SSB_BLOCKIO */
  373. /* Not "static", as it's used in main.c */
  374. const struct ssb_bus_ops ssb_pcmcia_ops = {
  375. .read8 = ssb_pcmcia_read8,
  376. .read16 = ssb_pcmcia_read16,
  377. .read32 = ssb_pcmcia_read32,
  378. .write8 = ssb_pcmcia_write8,
  379. .write16 = ssb_pcmcia_write16,
  380. .write32 = ssb_pcmcia_write32,
  381. #ifdef CONFIG_SSB_BLOCKIO
  382. .block_read = ssb_pcmcia_block_read,
  383. .block_write = ssb_pcmcia_block_write,
  384. #endif
  385. };
  386. static int ssb_pcmcia_sprom_command(struct ssb_bus *bus, u8 command)
  387. {
  388. unsigned int i;
  389. int err;
  390. u8 value;
  391. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_SPROMCTL, command);
  392. if (err)
  393. return err;
  394. for (i = 0; i < 1000; i++) {
  395. err = ssb_pcmcia_cfg_read(bus, SSB_PCMCIA_SPROMCTL, &value);
  396. if (err)
  397. return err;
  398. if (value & SSB_PCMCIA_SPROMCTL_DONE)
  399. return 0;
  400. udelay(10);
  401. }
  402. return -ETIMEDOUT;
  403. }
  404. /* offset is the 16bit word offset */
  405. static int ssb_pcmcia_sprom_read(struct ssb_bus *bus, u16 offset, u16 *value)
  406. {
  407. int err;
  408. u8 lo, hi;
  409. offset *= 2; /* Make byte offset */
  410. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_SPROM_ADDRLO,
  411. (offset & 0x00FF));
  412. if (err)
  413. return err;
  414. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_SPROM_ADDRHI,
  415. (offset & 0xFF00) >> 8);
  416. if (err)
  417. return err;
  418. err = ssb_pcmcia_sprom_command(bus, SSB_PCMCIA_SPROMCTL_READ);
  419. if (err)
  420. return err;
  421. err = ssb_pcmcia_cfg_read(bus, SSB_PCMCIA_SPROM_DATALO, &lo);
  422. if (err)
  423. return err;
  424. err = ssb_pcmcia_cfg_read(bus, SSB_PCMCIA_SPROM_DATAHI, &hi);
  425. if (err)
  426. return err;
  427. *value = (lo | (((u16)hi) << 8));
  428. return 0;
  429. }
  430. /* offset is the 16bit word offset */
  431. static int ssb_pcmcia_sprom_write(struct ssb_bus *bus, u16 offset, u16 value)
  432. {
  433. int err;
  434. offset *= 2; /* Make byte offset */
  435. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_SPROM_ADDRLO,
  436. (offset & 0x00FF));
  437. if (err)
  438. return err;
  439. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_SPROM_ADDRHI,
  440. (offset & 0xFF00) >> 8);
  441. if (err)
  442. return err;
  443. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_SPROM_DATALO,
  444. (value & 0x00FF));
  445. if (err)
  446. return err;
  447. err = ssb_pcmcia_cfg_write(bus, SSB_PCMCIA_SPROM_DATAHI,
  448. (value & 0xFF00) >> 8);
  449. if (err)
  450. return err;
  451. err = ssb_pcmcia_sprom_command(bus, SSB_PCMCIA_SPROMCTL_WRITE);
  452. if (err)
  453. return err;
  454. msleep(20);
  455. return 0;
  456. }
  457. /* Read the SPROM image. bufsize is in 16bit words. */
  458. static int ssb_pcmcia_sprom_read_all(struct ssb_bus *bus, u16 *sprom)
  459. {
  460. int err, i;
  461. for (i = 0; i < SSB_PCMCIA_SPROM_SIZE; i++) {
  462. err = ssb_pcmcia_sprom_read(bus, i, &sprom[i]);
  463. if (err)
  464. return err;
  465. }
  466. return 0;
  467. }
  468. /* Write the SPROM image. size is in 16bit words. */
  469. static int ssb_pcmcia_sprom_write_all(struct ssb_bus *bus, const u16 *sprom)
  470. {
  471. int i, err;
  472. bool failed = 0;
  473. size_t size = SSB_PCMCIA_SPROM_SIZE;
  474. ssb_notice("Writing SPROM. Do NOT turn off the power! Please stand by...\n");
  475. err = ssb_pcmcia_sprom_command(bus, SSB_PCMCIA_SPROMCTL_WRITEEN);
  476. if (err) {
  477. ssb_notice("Could not enable SPROM write access\n");
  478. return -EBUSY;
  479. }
  480. ssb_notice("[ 0%%");
  481. msleep(500);
  482. for (i = 0; i < size; i++) {
  483. if (i == size / 4)
  484. ssb_cont("25%%");
  485. else if (i == size / 2)
  486. ssb_cont("50%%");
  487. else if (i == (size * 3) / 4)
  488. ssb_cont("75%%");
  489. else if (i % 2)
  490. ssb_cont(".");
  491. err = ssb_pcmcia_sprom_write(bus, i, sprom[i]);
  492. if (err) {
  493. ssb_notice("Failed to write to SPROM\n");
  494. failed = 1;
  495. break;
  496. }
  497. }
  498. err = ssb_pcmcia_sprom_command(bus, SSB_PCMCIA_SPROMCTL_WRITEDIS);
  499. if (err) {
  500. ssb_notice("Could not disable SPROM write access\n");
  501. failed = 1;
  502. }
  503. msleep(500);
  504. if (!failed) {
  505. ssb_cont("100%% ]\n");
  506. ssb_notice("SPROM written\n");
  507. }
  508. return failed ? -EBUSY : 0;
  509. }
  510. static int ssb_pcmcia_sprom_check_crc(const u16 *sprom, size_t size)
  511. {
  512. //TODO
  513. return 0;
  514. }
  515. #define GOTO_ERROR_ON(condition, description) do { \
  516. if (unlikely(condition)) { \
  517. error_description = description; \
  518. goto error; \
  519. } \
  520. } while (0)
  521. static int ssb_pcmcia_get_mac(struct pcmcia_device *p_dev,
  522. tuple_t *tuple,
  523. void *priv)
  524. {
  525. struct ssb_sprom *sprom = priv;
  526. if (tuple->TupleData[0] != CISTPL_FUNCE_LAN_NODE_ID)
  527. return -EINVAL;
  528. if (tuple->TupleDataLen != ETH_ALEN + 2)
  529. return -EINVAL;
  530. if (tuple->TupleData[1] != ETH_ALEN)
  531. return -EINVAL;
  532. memcpy(sprom->il0mac, &tuple->TupleData[2], ETH_ALEN);
  533. return 0;
  534. };
  535. static int ssb_pcmcia_do_get_invariants(struct pcmcia_device *p_dev,
  536. tuple_t *tuple,
  537. void *priv)
  538. {
  539. struct ssb_init_invariants *iv = priv;
  540. struct ssb_sprom *sprom = &iv->sprom;
  541. struct ssb_boardinfo *bi = &iv->boardinfo;
  542. const char *error_description;
  543. GOTO_ERROR_ON(tuple->TupleDataLen < 1, "VEN tpl < 1");
  544. switch (tuple->TupleData[0]) {
  545. case SSB_PCMCIA_CIS_ID:
  546. GOTO_ERROR_ON((tuple->TupleDataLen != 5) &&
  547. (tuple->TupleDataLen != 7),
  548. "id tpl size");
  549. bi->vendor = tuple->TupleData[1] |
  550. ((u16)tuple->TupleData[2] << 8);
  551. break;
  552. case SSB_PCMCIA_CIS_BOARDREV:
  553. GOTO_ERROR_ON(tuple->TupleDataLen != 2,
  554. "boardrev tpl size");
  555. sprom->board_rev = tuple->TupleData[1];
  556. break;
  557. case SSB_PCMCIA_CIS_PA:
  558. GOTO_ERROR_ON((tuple->TupleDataLen != 9) &&
  559. (tuple->TupleDataLen != 10),
  560. "pa tpl size");
  561. sprom->pa0b0 = tuple->TupleData[1] |
  562. ((u16)tuple->TupleData[2] << 8);
  563. sprom->pa0b1 = tuple->TupleData[3] |
  564. ((u16)tuple->TupleData[4] << 8);
  565. sprom->pa0b2 = tuple->TupleData[5] |
  566. ((u16)tuple->TupleData[6] << 8);
  567. sprom->itssi_a = tuple->TupleData[7];
  568. sprom->itssi_bg = tuple->TupleData[7];
  569. sprom->maxpwr_a = tuple->TupleData[8];
  570. sprom->maxpwr_bg = tuple->TupleData[8];
  571. break;
  572. case SSB_PCMCIA_CIS_OEMNAME:
  573. /* We ignore this. */
  574. break;
  575. case SSB_PCMCIA_CIS_CCODE:
  576. GOTO_ERROR_ON(tuple->TupleDataLen != 2,
  577. "ccode tpl size");
  578. sprom->country_code = tuple->TupleData[1];
  579. break;
  580. case SSB_PCMCIA_CIS_ANTENNA:
  581. GOTO_ERROR_ON(tuple->TupleDataLen != 2,
  582. "ant tpl size");
  583. sprom->ant_available_a = tuple->TupleData[1];
  584. sprom->ant_available_bg = tuple->TupleData[1];
  585. break;
  586. case SSB_PCMCIA_CIS_ANTGAIN:
  587. GOTO_ERROR_ON(tuple->TupleDataLen != 2,
  588. "antg tpl size");
  589. sprom->antenna_gain.a0 = tuple->TupleData[1];
  590. sprom->antenna_gain.a1 = tuple->TupleData[1];
  591. sprom->antenna_gain.a2 = tuple->TupleData[1];
  592. sprom->antenna_gain.a3 = tuple->TupleData[1];
  593. break;
  594. case SSB_PCMCIA_CIS_BFLAGS:
  595. GOTO_ERROR_ON((tuple->TupleDataLen != 3) &&
  596. (tuple->TupleDataLen != 5),
  597. "bfl tpl size");
  598. sprom->boardflags_lo = tuple->TupleData[1] |
  599. ((u16)tuple->TupleData[2] << 8);
  600. break;
  601. case SSB_PCMCIA_CIS_LEDS:
  602. GOTO_ERROR_ON(tuple->TupleDataLen != 5,
  603. "leds tpl size");
  604. sprom->gpio0 = tuple->TupleData[1];
  605. sprom->gpio1 = tuple->TupleData[2];
  606. sprom->gpio2 = tuple->TupleData[3];
  607. sprom->gpio3 = tuple->TupleData[4];
  608. break;
  609. }
  610. return -ENOSPC; /* continue with next entry */
  611. error:
  612. ssb_err(
  613. "PCMCIA: Failed to fetch device invariants: %s\n",
  614. error_description);
  615. return -ENODEV;
  616. }
  617. int ssb_pcmcia_get_invariants(struct ssb_bus *bus,
  618. struct ssb_init_invariants *iv)
  619. {
  620. struct ssb_sprom *sprom = &iv->sprom;
  621. int res;
  622. memset(sprom, 0xFF, sizeof(*sprom));
  623. sprom->revision = 1;
  624. sprom->boardflags_lo = 0;
  625. sprom->boardflags_hi = 0;
  626. /* First fetch the MAC address. */
  627. res = pcmcia_loop_tuple(bus->host_pcmcia, CISTPL_FUNCE,
  628. ssb_pcmcia_get_mac, sprom);
  629. if (res != 0) {
  630. ssb_err(
  631. "PCMCIA: Failed to fetch MAC address\n");
  632. return -ENODEV;
  633. }
  634. /* Fetch the vendor specific tuples. */
  635. res = pcmcia_loop_tuple(bus->host_pcmcia, SSB_PCMCIA_CIS,
  636. ssb_pcmcia_do_get_invariants, iv);
  637. if ((res == 0) || (res == -ENOSPC))
  638. return 0;
  639. ssb_err(
  640. "PCMCIA: Failed to fetch device invariants\n");
  641. return -ENODEV;
  642. }
  643. static ssize_t ssb_pcmcia_attr_sprom_show(struct device *pcmciadev,
  644. struct device_attribute *attr,
  645. char *buf)
  646. {
  647. struct pcmcia_device *pdev =
  648. container_of(pcmciadev, struct pcmcia_device, dev);
  649. struct ssb_bus *bus;
  650. bus = ssb_pcmcia_dev_to_bus(pdev);
  651. if (!bus)
  652. return -ENODEV;
  653. return ssb_attr_sprom_show(bus, buf,
  654. ssb_pcmcia_sprom_read_all);
  655. }
  656. static ssize_t ssb_pcmcia_attr_sprom_store(struct device *pcmciadev,
  657. struct device_attribute *attr,
  658. const char *buf, size_t count)
  659. {
  660. struct pcmcia_device *pdev =
  661. container_of(pcmciadev, struct pcmcia_device, dev);
  662. struct ssb_bus *bus;
  663. bus = ssb_pcmcia_dev_to_bus(pdev);
  664. if (!bus)
  665. return -ENODEV;
  666. return ssb_attr_sprom_store(bus, buf, count,
  667. ssb_pcmcia_sprom_check_crc,
  668. ssb_pcmcia_sprom_write_all);
  669. }
  670. static DEVICE_ATTR(ssb_sprom, 0600,
  671. ssb_pcmcia_attr_sprom_show,
  672. ssb_pcmcia_attr_sprom_store);
  673. static int ssb_pcmcia_cor_setup(struct ssb_bus *bus, u8 cor)
  674. {
  675. u8 val;
  676. int err;
  677. err = ssb_pcmcia_cfg_read(bus, cor, &val);
  678. if (err)
  679. return err;
  680. val &= ~COR_SOFT_RESET;
  681. val |= COR_FUNC_ENA | COR_IREQ_ENA | COR_LEVEL_REQ;
  682. err = ssb_pcmcia_cfg_write(bus, cor, val);
  683. if (err)
  684. return err;
  685. msleep(40);
  686. return 0;
  687. }
  688. /* Initialize the PCMCIA hardware. This is called on Init and Resume. */
  689. int ssb_pcmcia_hardware_setup(struct ssb_bus *bus)
  690. {
  691. int err;
  692. if (bus->bustype != SSB_BUSTYPE_PCMCIA)
  693. return 0;
  694. /* Switch segment to a known state and sync
  695. * bus->mapped_pcmcia_seg with hardware state. */
  696. ssb_pcmcia_switch_segment(bus, 0);
  697. /* Init the COR register. */
  698. err = ssb_pcmcia_cor_setup(bus, CISREG_COR);
  699. if (err)
  700. return err;
  701. /* Some cards also need this register to get poked. */
  702. err = ssb_pcmcia_cor_setup(bus, CISREG_COR + 0x80);
  703. if (err)
  704. return err;
  705. return 0;
  706. }
  707. void ssb_pcmcia_exit(struct ssb_bus *bus)
  708. {
  709. if (bus->bustype != SSB_BUSTYPE_PCMCIA)
  710. return;
  711. device_remove_file(&bus->host_pcmcia->dev, &dev_attr_ssb_sprom);
  712. }
  713. int ssb_pcmcia_init(struct ssb_bus *bus)
  714. {
  715. int err;
  716. if (bus->bustype != SSB_BUSTYPE_PCMCIA)
  717. return 0;
  718. err = ssb_pcmcia_hardware_setup(bus);
  719. if (err)
  720. goto error;
  721. bus->sprom_size = SSB_PCMCIA_SPROM_SIZE;
  722. mutex_init(&bus->sprom_mutex);
  723. err = device_create_file(&bus->host_pcmcia->dev, &dev_attr_ssb_sprom);
  724. if (err)
  725. goto error;
  726. return 0;
  727. error:
  728. ssb_err("Failed to initialize PCMCIA host device\n");
  729. return err;
  730. }