main.c 58 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391
  1. /*
  2. * Copyright (c) 2008-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static void ath9k_set_assoc_state(struct ath_softc *sc,
  21. struct ieee80211_vif *vif);
  22. u8 ath9k_parse_mpdudensity(u8 mpdudensity)
  23. {
  24. /*
  25. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  26. * 0 for no restriction
  27. * 1 for 1/4 us
  28. * 2 for 1/2 us
  29. * 3 for 1 us
  30. * 4 for 2 us
  31. * 5 for 4 us
  32. * 6 for 8 us
  33. * 7 for 16 us
  34. */
  35. switch (mpdudensity) {
  36. case 0:
  37. return 0;
  38. case 1:
  39. case 2:
  40. case 3:
  41. /* Our lower layer calculations limit our precision to
  42. 1 microsecond */
  43. return 1;
  44. case 4:
  45. return 2;
  46. case 5:
  47. return 4;
  48. case 6:
  49. return 8;
  50. case 7:
  51. return 16;
  52. default:
  53. return 0;
  54. }
  55. }
  56. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  57. {
  58. bool pending = false;
  59. spin_lock_bh(&txq->axq_lock);
  60. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  61. pending = true;
  62. spin_unlock_bh(&txq->axq_lock);
  63. return pending;
  64. }
  65. static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  66. {
  67. unsigned long flags;
  68. bool ret;
  69. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  70. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  71. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  72. return ret;
  73. }
  74. void ath9k_ps_wakeup(struct ath_softc *sc)
  75. {
  76. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  77. unsigned long flags;
  78. enum ath9k_power_mode power_mode;
  79. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  80. if (++sc->ps_usecount != 1)
  81. goto unlock;
  82. power_mode = sc->sc_ah->power_mode;
  83. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  84. /*
  85. * While the hardware is asleep, the cycle counters contain no
  86. * useful data. Better clear them now so that they don't mess up
  87. * survey data results.
  88. */
  89. if (power_mode != ATH9K_PM_AWAKE) {
  90. spin_lock(&common->cc_lock);
  91. ath_hw_cycle_counters_update(common);
  92. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  93. memset(&common->cc_ani, 0, sizeof(common->cc_ani));
  94. spin_unlock(&common->cc_lock);
  95. }
  96. unlock:
  97. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  98. }
  99. void ath9k_ps_restore(struct ath_softc *sc)
  100. {
  101. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  102. enum ath9k_power_mode mode;
  103. unsigned long flags;
  104. bool reset;
  105. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  106. if (--sc->ps_usecount != 0)
  107. goto unlock;
  108. if (sc->ps_idle) {
  109. ath9k_hw_setrxabort(sc->sc_ah, 1);
  110. ath9k_hw_stopdmarecv(sc->sc_ah, &reset);
  111. mode = ATH9K_PM_FULL_SLEEP;
  112. } else if (sc->ps_enabled &&
  113. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  114. PS_WAIT_FOR_CAB |
  115. PS_WAIT_FOR_PSPOLL_DATA |
  116. PS_WAIT_FOR_TX_ACK |
  117. PS_WAIT_FOR_ANI))) {
  118. mode = ATH9K_PM_NETWORK_SLEEP;
  119. if (ath9k_hw_btcoex_is_enabled(sc->sc_ah))
  120. ath9k_btcoex_stop_gen_timer(sc);
  121. } else {
  122. goto unlock;
  123. }
  124. spin_lock(&common->cc_lock);
  125. ath_hw_cycle_counters_update(common);
  126. spin_unlock(&common->cc_lock);
  127. ath9k_hw_setpower(sc->sc_ah, mode);
  128. unlock:
  129. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  130. }
  131. static void __ath_cancel_work(struct ath_softc *sc)
  132. {
  133. cancel_work_sync(&sc->paprd_work);
  134. cancel_work_sync(&sc->hw_check_work);
  135. cancel_delayed_work_sync(&sc->tx_complete_work);
  136. cancel_delayed_work_sync(&sc->hw_pll_work);
  137. #ifdef CONFIG_ATH9K_BTCOEX_SUPPORT
  138. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  139. cancel_work_sync(&sc->mci_work);
  140. #endif
  141. }
  142. static void ath_cancel_work(struct ath_softc *sc)
  143. {
  144. __ath_cancel_work(sc);
  145. cancel_work_sync(&sc->hw_reset_work);
  146. }
  147. static void ath_restart_work(struct ath_softc *sc)
  148. {
  149. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  150. if (AR_SREV_9340(sc->sc_ah) || AR_SREV_9485(sc->sc_ah) ||
  151. AR_SREV_9550(sc->sc_ah))
  152. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work,
  153. msecs_to_jiffies(ATH_PLL_WORK_INTERVAL));
  154. ath_start_rx_poll(sc, 3);
  155. ath_start_ani(sc);
  156. }
  157. static bool ath_prepare_reset(struct ath_softc *sc)
  158. {
  159. struct ath_hw *ah = sc->sc_ah;
  160. bool ret = true;
  161. ieee80211_stop_queues(sc->hw);
  162. sc->hw_busy_count = 0;
  163. ath_stop_ani(sc);
  164. del_timer_sync(&sc->rx_poll_timer);
  165. ath9k_debug_samp_bb_mac(sc);
  166. ath9k_hw_disable_interrupts(ah);
  167. if (!ath_drain_all_txq(sc))
  168. ret = false;
  169. if (!ath_stoprecv(sc))
  170. ret = false;
  171. return ret;
  172. }
  173. static bool ath_complete_reset(struct ath_softc *sc, bool start)
  174. {
  175. struct ath_hw *ah = sc->sc_ah;
  176. struct ath_common *common = ath9k_hw_common(ah);
  177. unsigned long flags;
  178. if (ath_startrecv(sc) != 0) {
  179. ath_err(common, "Unable to restart recv logic\n");
  180. return false;
  181. }
  182. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  183. sc->config.txpowlimit, &sc->curtxpow);
  184. clear_bit(SC_OP_HW_RESET, &sc->sc_flags);
  185. ath9k_hw_set_interrupts(ah);
  186. ath9k_hw_enable_interrupts(ah);
  187. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) && start) {
  188. if (!test_bit(SC_OP_BEACONS, &sc->sc_flags))
  189. goto work;
  190. ath9k_set_beacon(sc);
  191. if (ah->opmode == NL80211_IFTYPE_STATION &&
  192. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  193. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  194. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  195. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  196. }
  197. work:
  198. ath_restart_work(sc);
  199. }
  200. if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3)
  201. ath_ant_comb_update(sc);
  202. ieee80211_wake_queues(sc->hw);
  203. return true;
  204. }
  205. static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan)
  206. {
  207. struct ath_hw *ah = sc->sc_ah;
  208. struct ath_common *common = ath9k_hw_common(ah);
  209. struct ath9k_hw_cal_data *caldata = NULL;
  210. bool fastcc = true;
  211. int r;
  212. __ath_cancel_work(sc);
  213. tasklet_disable(&sc->intr_tq);
  214. spin_lock_bh(&sc->sc_pcu_lock);
  215. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)) {
  216. fastcc = false;
  217. caldata = &sc->caldata;
  218. }
  219. if (!hchan) {
  220. fastcc = false;
  221. hchan = ah->curchan;
  222. }
  223. if (!ath_prepare_reset(sc))
  224. fastcc = false;
  225. ath_dbg(common, CONFIG, "Reset to %u MHz, HT40: %d fastcc: %d\n",
  226. hchan->channel, IS_CHAN_HT40(hchan), fastcc);
  227. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  228. if (r) {
  229. ath_err(common,
  230. "Unable to reset channel, reset status %d\n", r);
  231. ath9k_hw_enable_interrupts(ah);
  232. ath9k_queue_reset(sc, RESET_TYPE_BB_HANG);
  233. goto out;
  234. }
  235. if (ath9k_hw_mci_is_enabled(sc->sc_ah) &&
  236. (sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL))
  237. ath9k_mci_set_txpower(sc, true, false);
  238. if (!ath_complete_reset(sc, true))
  239. r = -EIO;
  240. out:
  241. spin_unlock_bh(&sc->sc_pcu_lock);
  242. tasklet_enable(&sc->intr_tq);
  243. return r;
  244. }
  245. /*
  246. * Set/change channels. If the channel is really being changed, it's done
  247. * by reseting the chip. To accomplish this we must first cleanup any pending
  248. * DMA, then restart stuff.
  249. */
  250. static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  251. struct ath9k_channel *hchan)
  252. {
  253. int r;
  254. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  255. return -EIO;
  256. r = ath_reset_internal(sc, hchan);
  257. return r;
  258. }
  259. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,
  260. struct ieee80211_vif *vif)
  261. {
  262. struct ath_node *an;
  263. an = (struct ath_node *)sta->drv_priv;
  264. an->sc = sc;
  265. an->sta = sta;
  266. an->vif = vif;
  267. ath_tx_node_init(sc, an);
  268. if (sta->ht_cap.ht_supported) {
  269. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  270. sta->ht_cap.ampdu_factor);
  271. an->mpdudensity = ath9k_parse_mpdudensity(sta->ht_cap.ampdu_density);
  272. }
  273. }
  274. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  275. {
  276. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  277. ath_tx_node_cleanup(sc, an);
  278. }
  279. void ath9k_tasklet(unsigned long data)
  280. {
  281. struct ath_softc *sc = (struct ath_softc *)data;
  282. struct ath_hw *ah = sc->sc_ah;
  283. struct ath_common *common = ath9k_hw_common(ah);
  284. enum ath_reset_type type;
  285. unsigned long flags;
  286. u32 status = sc->intrstatus;
  287. u32 rxmask;
  288. ath9k_ps_wakeup(sc);
  289. spin_lock(&sc->sc_pcu_lock);
  290. if ((status & ATH9K_INT_FATAL) ||
  291. (status & ATH9K_INT_BB_WATCHDOG)) {
  292. if (status & ATH9K_INT_FATAL)
  293. type = RESET_TYPE_FATAL_INT;
  294. else
  295. type = RESET_TYPE_BB_WATCHDOG;
  296. ath9k_queue_reset(sc, type);
  297. goto out;
  298. }
  299. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  300. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  301. /*
  302. * TSF sync does not look correct; remain awake to sync with
  303. * the next Beacon.
  304. */
  305. ath_dbg(common, PS, "TSFOOR - Sync with next Beacon\n");
  306. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  307. }
  308. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  309. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  310. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  311. ATH9K_INT_RXORN);
  312. else
  313. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  314. if (status & rxmask) {
  315. /* Check for high priority Rx first */
  316. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  317. (status & ATH9K_INT_RXHP))
  318. ath_rx_tasklet(sc, 0, true);
  319. ath_rx_tasklet(sc, 0, false);
  320. }
  321. if (status & ATH9K_INT_TX) {
  322. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  323. ath_tx_edma_tasklet(sc);
  324. else
  325. ath_tx_tasklet(sc);
  326. }
  327. ath9k_btcoex_handle_interrupt(sc, status);
  328. out:
  329. /* re-enable hardware interrupt */
  330. ath9k_hw_enable_interrupts(ah);
  331. spin_unlock(&sc->sc_pcu_lock);
  332. ath9k_ps_restore(sc);
  333. }
  334. irqreturn_t ath_isr(int irq, void *dev)
  335. {
  336. #define SCHED_INTR ( \
  337. ATH9K_INT_FATAL | \
  338. ATH9K_INT_BB_WATCHDOG | \
  339. ATH9K_INT_RXORN | \
  340. ATH9K_INT_RXEOL | \
  341. ATH9K_INT_RX | \
  342. ATH9K_INT_RXLP | \
  343. ATH9K_INT_RXHP | \
  344. ATH9K_INT_TX | \
  345. ATH9K_INT_BMISS | \
  346. ATH9K_INT_CST | \
  347. ATH9K_INT_TSFOOR | \
  348. ATH9K_INT_GENTIMER | \
  349. ATH9K_INT_MCI)
  350. struct ath_softc *sc = dev;
  351. struct ath_hw *ah = sc->sc_ah;
  352. struct ath_common *common = ath9k_hw_common(ah);
  353. enum ath9k_int status;
  354. bool sched = false;
  355. /*
  356. * The hardware is not ready/present, don't
  357. * touch anything. Note this can happen early
  358. * on if the IRQ is shared.
  359. */
  360. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  361. return IRQ_NONE;
  362. /* shared irq, not for us */
  363. if (!ath9k_hw_intrpend(ah))
  364. return IRQ_NONE;
  365. if (test_bit(SC_OP_HW_RESET, &sc->sc_flags)) {
  366. ath9k_hw_kill_interrupts(ah);
  367. return IRQ_HANDLED;
  368. }
  369. /*
  370. * Figure out the reason(s) for the interrupt. Note
  371. * that the hal returns a pseudo-ISR that may include
  372. * bits we haven't explicitly enabled so we mask the
  373. * value to insure we only process bits we requested.
  374. */
  375. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  376. status &= ah->imask; /* discard unasked-for bits */
  377. /*
  378. * If there are no status bits set, then this interrupt was not
  379. * for me (should have been caught above).
  380. */
  381. if (!status)
  382. return IRQ_NONE;
  383. /* Cache the status */
  384. sc->intrstatus = status;
  385. if (status & SCHED_INTR)
  386. sched = true;
  387. /*
  388. * If a FATAL or RXORN interrupt is received, we have to reset the
  389. * chip immediately.
  390. */
  391. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  392. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  393. goto chip_reset;
  394. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  395. (status & ATH9K_INT_BB_WATCHDOG)) {
  396. spin_lock(&common->cc_lock);
  397. ath_hw_cycle_counters_update(common);
  398. ar9003_hw_bb_watchdog_dbg_info(ah);
  399. spin_unlock(&common->cc_lock);
  400. goto chip_reset;
  401. }
  402. #ifdef CONFIG_PM_SLEEP
  403. if (status & ATH9K_INT_BMISS) {
  404. if (atomic_read(&sc->wow_sleep_proc_intr) == 0) {
  405. ath_dbg(common, ANY, "during WoW we got a BMISS\n");
  406. atomic_inc(&sc->wow_got_bmiss_intr);
  407. atomic_dec(&sc->wow_sleep_proc_intr);
  408. }
  409. }
  410. #endif
  411. if (status & ATH9K_INT_SWBA)
  412. tasklet_schedule(&sc->bcon_tasklet);
  413. if (status & ATH9K_INT_TXURN)
  414. ath9k_hw_updatetxtriglevel(ah, true);
  415. if (status & ATH9K_INT_RXEOL) {
  416. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  417. ath9k_hw_set_interrupts(ah);
  418. }
  419. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  420. if (status & ATH9K_INT_TIM_TIMER) {
  421. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  422. goto chip_reset;
  423. /* Clear RxAbort bit so that we can
  424. * receive frames */
  425. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  426. spin_lock(&sc->sc_pm_lock);
  427. ath9k_hw_setrxabort(sc->sc_ah, 0);
  428. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  429. spin_unlock(&sc->sc_pm_lock);
  430. }
  431. chip_reset:
  432. ath_debug_stat_interrupt(sc, status);
  433. if (sched) {
  434. /* turn off every interrupt */
  435. ath9k_hw_disable_interrupts(ah);
  436. tasklet_schedule(&sc->intr_tq);
  437. }
  438. return IRQ_HANDLED;
  439. #undef SCHED_INTR
  440. }
  441. static int ath_reset(struct ath_softc *sc)
  442. {
  443. int i, r;
  444. ath9k_ps_wakeup(sc);
  445. r = ath_reset_internal(sc, NULL);
  446. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  447. if (!ATH_TXQ_SETUP(sc, i))
  448. continue;
  449. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  450. ath_txq_schedule(sc, &sc->tx.txq[i]);
  451. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  452. }
  453. ath9k_ps_restore(sc);
  454. return r;
  455. }
  456. void ath9k_queue_reset(struct ath_softc *sc, enum ath_reset_type type)
  457. {
  458. #ifdef CONFIG_ATH9K_DEBUGFS
  459. RESET_STAT_INC(sc, type);
  460. #endif
  461. set_bit(SC_OP_HW_RESET, &sc->sc_flags);
  462. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  463. }
  464. void ath_reset_work(struct work_struct *work)
  465. {
  466. struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
  467. ath_reset(sc);
  468. }
  469. /**********************/
  470. /* mac80211 callbacks */
  471. /**********************/
  472. static int ath9k_start(struct ieee80211_hw *hw)
  473. {
  474. struct ath_softc *sc = hw->priv;
  475. struct ath_hw *ah = sc->sc_ah;
  476. struct ath_common *common = ath9k_hw_common(ah);
  477. struct ieee80211_channel *curchan = hw->conf.chandef.chan;
  478. struct ath9k_channel *init_channel;
  479. int r;
  480. ath_dbg(common, CONFIG,
  481. "Starting driver with initial channel: %d MHz\n",
  482. curchan->center_freq);
  483. ath9k_ps_wakeup(sc);
  484. mutex_lock(&sc->mutex);
  485. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  486. /* Reset SERDES registers */
  487. ath9k_hw_configpcipowersave(ah, false);
  488. /*
  489. * The basic interface to setting the hardware in a good
  490. * state is ``reset''. On return the hardware is known to
  491. * be powered up and with interrupts disabled. This must
  492. * be followed by initialization of the appropriate bits
  493. * and then setup of the interrupt mask.
  494. */
  495. spin_lock_bh(&sc->sc_pcu_lock);
  496. atomic_set(&ah->intr_ref_cnt, -1);
  497. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  498. if (r) {
  499. ath_err(common,
  500. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  501. r, curchan->center_freq);
  502. ah->reset_power_on = false;
  503. }
  504. /* Setup our intr mask. */
  505. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  506. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  507. ATH9K_INT_GLOBAL;
  508. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  509. ah->imask |= ATH9K_INT_RXHP |
  510. ATH9K_INT_RXLP |
  511. ATH9K_INT_BB_WATCHDOG;
  512. else
  513. ah->imask |= ATH9K_INT_RX;
  514. ah->imask |= ATH9K_INT_GTT;
  515. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  516. ah->imask |= ATH9K_INT_CST;
  517. ath_mci_enable(sc);
  518. clear_bit(SC_OP_INVALID, &sc->sc_flags);
  519. sc->sc_ah->is_monitoring = false;
  520. if (!ath_complete_reset(sc, false))
  521. ah->reset_power_on = false;
  522. if (ah->led_pin >= 0) {
  523. ath9k_hw_cfg_output(ah, ah->led_pin,
  524. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  525. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  526. }
  527. /*
  528. * Reset key cache to sane defaults (all entries cleared) instead of
  529. * semi-random values after suspend/resume.
  530. */
  531. ath9k_cmn_init_crypto(sc->sc_ah);
  532. spin_unlock_bh(&sc->sc_pcu_lock);
  533. mutex_unlock(&sc->mutex);
  534. ath9k_ps_restore(sc);
  535. return 0;
  536. }
  537. static void ath9k_tx(struct ieee80211_hw *hw,
  538. struct ieee80211_tx_control *control,
  539. struct sk_buff *skb)
  540. {
  541. struct ath_softc *sc = hw->priv;
  542. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  543. struct ath_tx_control txctl;
  544. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  545. unsigned long flags;
  546. if (sc->ps_enabled) {
  547. /*
  548. * mac80211 does not set PM field for normal data frames, so we
  549. * need to update that based on the current PS mode.
  550. */
  551. if (ieee80211_is_data(hdr->frame_control) &&
  552. !ieee80211_is_nullfunc(hdr->frame_control) &&
  553. !ieee80211_has_pm(hdr->frame_control)) {
  554. ath_dbg(common, PS,
  555. "Add PM=1 for a TX frame while in PS mode\n");
  556. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  557. }
  558. }
  559. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_NETWORK_SLEEP)) {
  560. /*
  561. * We are using PS-Poll and mac80211 can request TX while in
  562. * power save mode. Need to wake up hardware for the TX to be
  563. * completed and if needed, also for RX of buffered frames.
  564. */
  565. ath9k_ps_wakeup(sc);
  566. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  567. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  568. ath9k_hw_setrxabort(sc->sc_ah, 0);
  569. if (ieee80211_is_pspoll(hdr->frame_control)) {
  570. ath_dbg(common, PS,
  571. "Sending PS-Poll to pick a buffered frame\n");
  572. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  573. } else {
  574. ath_dbg(common, PS, "Wake up to complete TX\n");
  575. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  576. }
  577. /*
  578. * The actual restore operation will happen only after
  579. * the ps_flags bit is cleared. We are just dropping
  580. * the ps_usecount here.
  581. */
  582. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  583. ath9k_ps_restore(sc);
  584. }
  585. /*
  586. * Cannot tx while the hardware is in full sleep, it first needs a full
  587. * chip reset to recover from that
  588. */
  589. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_FULL_SLEEP)) {
  590. ath_err(common, "TX while HW is in FULL_SLEEP mode\n");
  591. goto exit;
  592. }
  593. memset(&txctl, 0, sizeof(struct ath_tx_control));
  594. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  595. txctl.sta = control->sta;
  596. ath_dbg(common, XMIT, "transmitting packet, skb: %p\n", skb);
  597. if (ath_tx_start(hw, skb, &txctl) != 0) {
  598. ath_dbg(common, XMIT, "TX failed\n");
  599. TX_STAT_INC(txctl.txq->axq_qnum, txfailed);
  600. goto exit;
  601. }
  602. return;
  603. exit:
  604. ieee80211_free_txskb(hw, skb);
  605. }
  606. static void ath9k_stop(struct ieee80211_hw *hw)
  607. {
  608. struct ath_softc *sc = hw->priv;
  609. struct ath_hw *ah = sc->sc_ah;
  610. struct ath_common *common = ath9k_hw_common(ah);
  611. bool prev_idle;
  612. mutex_lock(&sc->mutex);
  613. ath_cancel_work(sc);
  614. del_timer_sync(&sc->rx_poll_timer);
  615. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  616. ath_dbg(common, ANY, "Device not present\n");
  617. mutex_unlock(&sc->mutex);
  618. return;
  619. }
  620. /* Ensure HW is awake when we try to shut it down. */
  621. ath9k_ps_wakeup(sc);
  622. spin_lock_bh(&sc->sc_pcu_lock);
  623. /* prevent tasklets to enable interrupts once we disable them */
  624. ah->imask &= ~ATH9K_INT_GLOBAL;
  625. /* make sure h/w will not generate any interrupt
  626. * before setting the invalid flag. */
  627. ath9k_hw_disable_interrupts(ah);
  628. spin_unlock_bh(&sc->sc_pcu_lock);
  629. /* we can now sync irq and kill any running tasklets, since we already
  630. * disabled interrupts and not holding a spin lock */
  631. synchronize_irq(sc->irq);
  632. tasklet_kill(&sc->intr_tq);
  633. tasklet_kill(&sc->bcon_tasklet);
  634. prev_idle = sc->ps_idle;
  635. sc->ps_idle = true;
  636. spin_lock_bh(&sc->sc_pcu_lock);
  637. if (ah->led_pin >= 0) {
  638. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  639. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  640. }
  641. ath_prepare_reset(sc);
  642. if (sc->rx.frag) {
  643. dev_kfree_skb_any(sc->rx.frag);
  644. sc->rx.frag = NULL;
  645. }
  646. if (!ah->curchan)
  647. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  648. ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  649. ath9k_hw_phy_disable(ah);
  650. ath9k_hw_configpcipowersave(ah, true);
  651. spin_unlock_bh(&sc->sc_pcu_lock);
  652. ath9k_ps_restore(sc);
  653. set_bit(SC_OP_INVALID, &sc->sc_flags);
  654. sc->ps_idle = prev_idle;
  655. mutex_unlock(&sc->mutex);
  656. ath_dbg(common, CONFIG, "Driver halt\n");
  657. }
  658. bool ath9k_uses_beacons(int type)
  659. {
  660. switch (type) {
  661. case NL80211_IFTYPE_AP:
  662. case NL80211_IFTYPE_ADHOC:
  663. case NL80211_IFTYPE_MESH_POINT:
  664. return true;
  665. default:
  666. return false;
  667. }
  668. }
  669. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  670. {
  671. struct ath9k_vif_iter_data *iter_data = data;
  672. int i;
  673. if (iter_data->hw_macaddr)
  674. for (i = 0; i < ETH_ALEN; i++)
  675. iter_data->mask[i] &=
  676. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  677. switch (vif->type) {
  678. case NL80211_IFTYPE_AP:
  679. iter_data->naps++;
  680. break;
  681. case NL80211_IFTYPE_STATION:
  682. iter_data->nstations++;
  683. break;
  684. case NL80211_IFTYPE_ADHOC:
  685. iter_data->nadhocs++;
  686. break;
  687. case NL80211_IFTYPE_MESH_POINT:
  688. iter_data->nmeshes++;
  689. break;
  690. case NL80211_IFTYPE_WDS:
  691. iter_data->nwds++;
  692. break;
  693. default:
  694. break;
  695. }
  696. }
  697. static void ath9k_sta_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  698. {
  699. struct ath_softc *sc = data;
  700. struct ath_vif *avp = (void *)vif->drv_priv;
  701. if (vif->type != NL80211_IFTYPE_STATION)
  702. return;
  703. if (avp->primary_sta_vif)
  704. ath9k_set_assoc_state(sc, vif);
  705. }
  706. /* Called with sc->mutex held. */
  707. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  708. struct ieee80211_vif *vif,
  709. struct ath9k_vif_iter_data *iter_data)
  710. {
  711. struct ath_softc *sc = hw->priv;
  712. struct ath_hw *ah = sc->sc_ah;
  713. struct ath_common *common = ath9k_hw_common(ah);
  714. /*
  715. * Use the hardware MAC address as reference, the hardware uses it
  716. * together with the BSSID mask when matching addresses.
  717. */
  718. memset(iter_data, 0, sizeof(*iter_data));
  719. iter_data->hw_macaddr = common->macaddr;
  720. memset(&iter_data->mask, 0xff, ETH_ALEN);
  721. if (vif)
  722. ath9k_vif_iter(iter_data, vif->addr, vif);
  723. /* Get list of all active MAC addresses */
  724. ieee80211_iterate_active_interfaces_atomic(
  725. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  726. ath9k_vif_iter, iter_data);
  727. }
  728. /* Called with sc->mutex held. */
  729. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  730. struct ieee80211_vif *vif)
  731. {
  732. struct ath_softc *sc = hw->priv;
  733. struct ath_hw *ah = sc->sc_ah;
  734. struct ath_common *common = ath9k_hw_common(ah);
  735. struct ath9k_vif_iter_data iter_data;
  736. enum nl80211_iftype old_opmode = ah->opmode;
  737. ath9k_calculate_iter_data(hw, vif, &iter_data);
  738. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  739. ath_hw_setbssidmask(common);
  740. if (iter_data.naps > 0) {
  741. ath9k_hw_set_tsfadjust(ah, true);
  742. ah->opmode = NL80211_IFTYPE_AP;
  743. } else {
  744. ath9k_hw_set_tsfadjust(ah, false);
  745. if (iter_data.nmeshes)
  746. ah->opmode = NL80211_IFTYPE_MESH_POINT;
  747. else if (iter_data.nwds)
  748. ah->opmode = NL80211_IFTYPE_AP;
  749. else if (iter_data.nadhocs)
  750. ah->opmode = NL80211_IFTYPE_ADHOC;
  751. else
  752. ah->opmode = NL80211_IFTYPE_STATION;
  753. }
  754. ath9k_hw_setopmode(ah);
  755. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0)
  756. ah->imask |= ATH9K_INT_TSFOOR;
  757. else
  758. ah->imask &= ~ATH9K_INT_TSFOOR;
  759. ath9k_hw_set_interrupts(ah);
  760. /*
  761. * If we are changing the opmode to STATION,
  762. * a beacon sync needs to be done.
  763. */
  764. if (ah->opmode == NL80211_IFTYPE_STATION &&
  765. old_opmode == NL80211_IFTYPE_AP &&
  766. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  767. ieee80211_iterate_active_interfaces_atomic(
  768. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  769. ath9k_sta_vif_iter, sc);
  770. }
  771. }
  772. static int ath9k_add_interface(struct ieee80211_hw *hw,
  773. struct ieee80211_vif *vif)
  774. {
  775. struct ath_softc *sc = hw->priv;
  776. struct ath_hw *ah = sc->sc_ah;
  777. struct ath_common *common = ath9k_hw_common(ah);
  778. mutex_lock(&sc->mutex);
  779. ath_dbg(common, CONFIG, "Attach a VIF of type: %d\n", vif->type);
  780. sc->nvifs++;
  781. ath9k_ps_wakeup(sc);
  782. ath9k_calculate_summary_state(hw, vif);
  783. ath9k_ps_restore(sc);
  784. if (ath9k_uses_beacons(vif->type))
  785. ath9k_beacon_assign_slot(sc, vif);
  786. mutex_unlock(&sc->mutex);
  787. return 0;
  788. }
  789. static int ath9k_change_interface(struct ieee80211_hw *hw,
  790. struct ieee80211_vif *vif,
  791. enum nl80211_iftype new_type,
  792. bool p2p)
  793. {
  794. struct ath_softc *sc = hw->priv;
  795. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  796. ath_dbg(common, CONFIG, "Change Interface\n");
  797. mutex_lock(&sc->mutex);
  798. if (ath9k_uses_beacons(vif->type))
  799. ath9k_beacon_remove_slot(sc, vif);
  800. vif->type = new_type;
  801. vif->p2p = p2p;
  802. ath9k_ps_wakeup(sc);
  803. ath9k_calculate_summary_state(hw, vif);
  804. ath9k_ps_restore(sc);
  805. if (ath9k_uses_beacons(vif->type))
  806. ath9k_beacon_assign_slot(sc, vif);
  807. mutex_unlock(&sc->mutex);
  808. return 0;
  809. }
  810. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  811. struct ieee80211_vif *vif)
  812. {
  813. struct ath_softc *sc = hw->priv;
  814. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  815. ath_dbg(common, CONFIG, "Detach Interface\n");
  816. mutex_lock(&sc->mutex);
  817. sc->nvifs--;
  818. if (ath9k_uses_beacons(vif->type))
  819. ath9k_beacon_remove_slot(sc, vif);
  820. ath9k_ps_wakeup(sc);
  821. ath9k_calculate_summary_state(hw, NULL);
  822. ath9k_ps_restore(sc);
  823. mutex_unlock(&sc->mutex);
  824. }
  825. static void ath9k_enable_ps(struct ath_softc *sc)
  826. {
  827. struct ath_hw *ah = sc->sc_ah;
  828. struct ath_common *common = ath9k_hw_common(ah);
  829. sc->ps_enabled = true;
  830. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  831. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  832. ah->imask |= ATH9K_INT_TIM_TIMER;
  833. ath9k_hw_set_interrupts(ah);
  834. }
  835. ath9k_hw_setrxabort(ah, 1);
  836. }
  837. ath_dbg(common, PS, "PowerSave enabled\n");
  838. }
  839. static void ath9k_disable_ps(struct ath_softc *sc)
  840. {
  841. struct ath_hw *ah = sc->sc_ah;
  842. struct ath_common *common = ath9k_hw_common(ah);
  843. sc->ps_enabled = false;
  844. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  845. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  846. ath9k_hw_setrxabort(ah, 0);
  847. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  848. PS_WAIT_FOR_CAB |
  849. PS_WAIT_FOR_PSPOLL_DATA |
  850. PS_WAIT_FOR_TX_ACK);
  851. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  852. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  853. ath9k_hw_set_interrupts(ah);
  854. }
  855. }
  856. ath_dbg(common, PS, "PowerSave disabled\n");
  857. }
  858. void ath9k_spectral_scan_trigger(struct ieee80211_hw *hw)
  859. {
  860. struct ath_softc *sc = hw->priv;
  861. struct ath_hw *ah = sc->sc_ah;
  862. struct ath_common *common = ath9k_hw_common(ah);
  863. u32 rxfilter;
  864. if (!ath9k_hw_ops(ah)->spectral_scan_trigger) {
  865. ath_err(common, "spectrum analyzer not implemented on this hardware\n");
  866. return;
  867. }
  868. ath9k_ps_wakeup(sc);
  869. rxfilter = ath9k_hw_getrxfilter(ah);
  870. ath9k_hw_setrxfilter(ah, rxfilter |
  871. ATH9K_RX_FILTER_PHYRADAR |
  872. ATH9K_RX_FILTER_PHYERR);
  873. /* TODO: usually this should not be neccesary, but for some reason
  874. * (or in some mode?) the trigger must be called after the
  875. * configuration, otherwise the register will have its values reset
  876. * (on my ar9220 to value 0x01002310)
  877. */
  878. ath9k_spectral_scan_config(hw, sc->spectral_mode);
  879. ath9k_hw_ops(ah)->spectral_scan_trigger(ah);
  880. ath9k_ps_restore(sc);
  881. }
  882. int ath9k_spectral_scan_config(struct ieee80211_hw *hw,
  883. enum spectral_mode spectral_mode)
  884. {
  885. struct ath_softc *sc = hw->priv;
  886. struct ath_hw *ah = sc->sc_ah;
  887. struct ath_common *common = ath9k_hw_common(ah);
  888. if (!ath9k_hw_ops(ah)->spectral_scan_trigger) {
  889. ath_err(common, "spectrum analyzer not implemented on this hardware\n");
  890. return -1;
  891. }
  892. switch (spectral_mode) {
  893. case SPECTRAL_DISABLED:
  894. sc->spec_config.enabled = 0;
  895. break;
  896. case SPECTRAL_BACKGROUND:
  897. /* send endless samples.
  898. * TODO: is this really useful for "background"?
  899. */
  900. sc->spec_config.endless = 1;
  901. sc->spec_config.enabled = 1;
  902. break;
  903. case SPECTRAL_CHANSCAN:
  904. case SPECTRAL_MANUAL:
  905. sc->spec_config.endless = 0;
  906. sc->spec_config.enabled = 1;
  907. break;
  908. default:
  909. return -1;
  910. }
  911. ath9k_ps_wakeup(sc);
  912. ath9k_hw_ops(ah)->spectral_scan_config(ah, &sc->spec_config);
  913. ath9k_ps_restore(sc);
  914. sc->spectral_mode = spectral_mode;
  915. return 0;
  916. }
  917. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  918. {
  919. struct ath_softc *sc = hw->priv;
  920. struct ath_hw *ah = sc->sc_ah;
  921. struct ath_common *common = ath9k_hw_common(ah);
  922. struct ieee80211_conf *conf = &hw->conf;
  923. bool reset_channel = false;
  924. ath9k_ps_wakeup(sc);
  925. mutex_lock(&sc->mutex);
  926. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  927. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  928. if (sc->ps_idle) {
  929. ath_cancel_work(sc);
  930. ath9k_stop_btcoex(sc);
  931. } else {
  932. ath9k_start_btcoex(sc);
  933. /*
  934. * The chip needs a reset to properly wake up from
  935. * full sleep
  936. */
  937. reset_channel = ah->chip_fullsleep;
  938. }
  939. }
  940. /*
  941. * We just prepare to enable PS. We have to wait until our AP has
  942. * ACK'd our null data frame to disable RX otherwise we'll ignore
  943. * those ACKs and end up retransmitting the same null data frames.
  944. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  945. */
  946. if (changed & IEEE80211_CONF_CHANGE_PS) {
  947. unsigned long flags;
  948. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  949. if (conf->flags & IEEE80211_CONF_PS)
  950. ath9k_enable_ps(sc);
  951. else
  952. ath9k_disable_ps(sc);
  953. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  954. }
  955. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  956. if (conf->flags & IEEE80211_CONF_MONITOR) {
  957. ath_dbg(common, CONFIG, "Monitor mode is enabled\n");
  958. sc->sc_ah->is_monitoring = true;
  959. } else {
  960. ath_dbg(common, CONFIG, "Monitor mode is disabled\n");
  961. sc->sc_ah->is_monitoring = false;
  962. }
  963. }
  964. if ((changed & IEEE80211_CONF_CHANGE_CHANNEL) || reset_channel) {
  965. struct ieee80211_channel *curchan = hw->conf.chandef.chan;
  966. enum nl80211_channel_type channel_type =
  967. cfg80211_get_chandef_type(&conf->chandef);
  968. int pos = curchan->hw_value;
  969. int old_pos = -1;
  970. unsigned long flags;
  971. if (ah->curchan)
  972. old_pos = ah->curchan - &ah->channels[0];
  973. ath_dbg(common, CONFIG, "Set channel: %d MHz type: %d\n",
  974. curchan->center_freq, channel_type);
  975. /* update survey stats for the old channel before switching */
  976. spin_lock_irqsave(&common->cc_lock, flags);
  977. ath_update_survey_stats(sc);
  978. spin_unlock_irqrestore(&common->cc_lock, flags);
  979. /*
  980. * Preserve the current channel values, before updating
  981. * the same channel
  982. */
  983. if (ah->curchan && (old_pos == pos))
  984. ath9k_hw_getnf(ah, ah->curchan);
  985. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  986. curchan, channel_type);
  987. /*
  988. * If the operating channel changes, change the survey in-use flags
  989. * along with it.
  990. * Reset the survey data for the new channel, unless we're switching
  991. * back to the operating channel from an off-channel operation.
  992. */
  993. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  994. sc->cur_survey != &sc->survey[pos]) {
  995. if (sc->cur_survey)
  996. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  997. sc->cur_survey = &sc->survey[pos];
  998. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  999. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  1000. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  1001. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1002. }
  1003. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1004. ath_err(common, "Unable to set channel\n");
  1005. mutex_unlock(&sc->mutex);
  1006. ath9k_ps_restore(sc);
  1007. return -EINVAL;
  1008. }
  1009. /*
  1010. * The most recent snapshot of channel->noisefloor for the old
  1011. * channel is only available after the hardware reset. Copy it to
  1012. * the survey stats now.
  1013. */
  1014. if (old_pos >= 0)
  1015. ath_update_survey_nf(sc, old_pos);
  1016. /*
  1017. * Enable radar pulse detection if on a DFS channel. Spectral
  1018. * scanning and radar detection can not be used concurrently.
  1019. */
  1020. if (hw->conf.radar_enabled) {
  1021. u32 rxfilter;
  1022. /* set HW specific DFS configuration */
  1023. ath9k_hw_set_radar_params(ah);
  1024. rxfilter = ath9k_hw_getrxfilter(ah);
  1025. rxfilter |= ATH9K_RX_FILTER_PHYRADAR |
  1026. ATH9K_RX_FILTER_PHYERR;
  1027. ath9k_hw_setrxfilter(ah, rxfilter);
  1028. ath_dbg(common, DFS, "DFS enabled at freq %d\n",
  1029. curchan->center_freq);
  1030. } else {
  1031. /* perform spectral scan if requested. */
  1032. if (sc->scanning &&
  1033. sc->spectral_mode == SPECTRAL_CHANSCAN)
  1034. ath9k_spectral_scan_trigger(hw);
  1035. }
  1036. }
  1037. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1038. ath_dbg(common, CONFIG, "Set power: %d\n", conf->power_level);
  1039. sc->config.txpowlimit = 2 * conf->power_level;
  1040. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1041. sc->config.txpowlimit, &sc->curtxpow);
  1042. }
  1043. mutex_unlock(&sc->mutex);
  1044. ath9k_ps_restore(sc);
  1045. return 0;
  1046. }
  1047. #define SUPPORTED_FILTERS \
  1048. (FIF_PROMISC_IN_BSS | \
  1049. FIF_ALLMULTI | \
  1050. FIF_CONTROL | \
  1051. FIF_PSPOLL | \
  1052. FIF_OTHER_BSS | \
  1053. FIF_BCN_PRBRESP_PROMISC | \
  1054. FIF_PROBE_REQ | \
  1055. FIF_FCSFAIL)
  1056. /* FIXME: sc->sc_full_reset ? */
  1057. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1058. unsigned int changed_flags,
  1059. unsigned int *total_flags,
  1060. u64 multicast)
  1061. {
  1062. struct ath_softc *sc = hw->priv;
  1063. u32 rfilt;
  1064. changed_flags &= SUPPORTED_FILTERS;
  1065. *total_flags &= SUPPORTED_FILTERS;
  1066. sc->rx.rxfilter = *total_flags;
  1067. ath9k_ps_wakeup(sc);
  1068. rfilt = ath_calcrxfilter(sc);
  1069. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1070. ath9k_ps_restore(sc);
  1071. ath_dbg(ath9k_hw_common(sc->sc_ah), CONFIG, "Set HW RX filter: 0x%x\n",
  1072. rfilt);
  1073. }
  1074. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1075. struct ieee80211_vif *vif,
  1076. struct ieee80211_sta *sta)
  1077. {
  1078. struct ath_softc *sc = hw->priv;
  1079. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1080. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1081. struct ieee80211_key_conf ps_key = { };
  1082. ath_node_attach(sc, sta, vif);
  1083. if (vif->type != NL80211_IFTYPE_AP &&
  1084. vif->type != NL80211_IFTYPE_AP_VLAN)
  1085. return 0;
  1086. an->ps_key = ath_key_config(common, vif, sta, &ps_key);
  1087. return 0;
  1088. }
  1089. static void ath9k_del_ps_key(struct ath_softc *sc,
  1090. struct ieee80211_vif *vif,
  1091. struct ieee80211_sta *sta)
  1092. {
  1093. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1094. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1095. struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
  1096. if (!an->ps_key)
  1097. return;
  1098. ath_key_delete(common, &ps_key);
  1099. }
  1100. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1101. struct ieee80211_vif *vif,
  1102. struct ieee80211_sta *sta)
  1103. {
  1104. struct ath_softc *sc = hw->priv;
  1105. ath9k_del_ps_key(sc, vif, sta);
  1106. ath_node_detach(sc, sta);
  1107. return 0;
  1108. }
  1109. static void ath9k_sta_notify(struct ieee80211_hw *hw,
  1110. struct ieee80211_vif *vif,
  1111. enum sta_notify_cmd cmd,
  1112. struct ieee80211_sta *sta)
  1113. {
  1114. struct ath_softc *sc = hw->priv;
  1115. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1116. if (!sta->ht_cap.ht_supported)
  1117. return;
  1118. switch (cmd) {
  1119. case STA_NOTIFY_SLEEP:
  1120. an->sleeping = true;
  1121. ath_tx_aggr_sleep(sta, sc, an);
  1122. break;
  1123. case STA_NOTIFY_AWAKE:
  1124. an->sleeping = false;
  1125. ath_tx_aggr_wakeup(sc, an);
  1126. break;
  1127. }
  1128. }
  1129. static int ath9k_conf_tx(struct ieee80211_hw *hw,
  1130. struct ieee80211_vif *vif, u16 queue,
  1131. const struct ieee80211_tx_queue_params *params)
  1132. {
  1133. struct ath_softc *sc = hw->priv;
  1134. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1135. struct ath_txq *txq;
  1136. struct ath9k_tx_queue_info qi;
  1137. int ret = 0;
  1138. if (queue >= IEEE80211_NUM_ACS)
  1139. return 0;
  1140. txq = sc->tx.txq_map[queue];
  1141. ath9k_ps_wakeup(sc);
  1142. mutex_lock(&sc->mutex);
  1143. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1144. qi.tqi_aifs = params->aifs;
  1145. qi.tqi_cwmin = params->cw_min;
  1146. qi.tqi_cwmax = params->cw_max;
  1147. qi.tqi_burstTime = params->txop * 32;
  1148. ath_dbg(common, CONFIG,
  1149. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1150. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1151. params->cw_max, params->txop);
  1152. ath_update_max_aggr_framelen(sc, queue, qi.tqi_burstTime);
  1153. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1154. if (ret)
  1155. ath_err(common, "TXQ Update failed\n");
  1156. mutex_unlock(&sc->mutex);
  1157. ath9k_ps_restore(sc);
  1158. return ret;
  1159. }
  1160. static int ath9k_set_key(struct ieee80211_hw *hw,
  1161. enum set_key_cmd cmd,
  1162. struct ieee80211_vif *vif,
  1163. struct ieee80211_sta *sta,
  1164. struct ieee80211_key_conf *key)
  1165. {
  1166. struct ath_softc *sc = hw->priv;
  1167. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1168. int ret = 0;
  1169. if (ath9k_modparam_nohwcrypt)
  1170. return -ENOSPC;
  1171. if ((vif->type == NL80211_IFTYPE_ADHOC ||
  1172. vif->type == NL80211_IFTYPE_MESH_POINT) &&
  1173. (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
  1174. key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
  1175. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  1176. /*
  1177. * For now, disable hw crypto for the RSN IBSS group keys. This
  1178. * could be optimized in the future to use a modified key cache
  1179. * design to support per-STA RX GTK, but until that gets
  1180. * implemented, use of software crypto for group addressed
  1181. * frames is a acceptable to allow RSN IBSS to be used.
  1182. */
  1183. return -EOPNOTSUPP;
  1184. }
  1185. mutex_lock(&sc->mutex);
  1186. ath9k_ps_wakeup(sc);
  1187. ath_dbg(common, CONFIG, "Set HW Key\n");
  1188. switch (cmd) {
  1189. case SET_KEY:
  1190. if (sta)
  1191. ath9k_del_ps_key(sc, vif, sta);
  1192. ret = ath_key_config(common, vif, sta, key);
  1193. if (ret >= 0) {
  1194. key->hw_key_idx = ret;
  1195. /* push IV and Michael MIC generation to stack */
  1196. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1197. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1198. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1199. if (sc->sc_ah->sw_mgmt_crypto &&
  1200. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1201. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT_TX;
  1202. ret = 0;
  1203. }
  1204. break;
  1205. case DISABLE_KEY:
  1206. ath_key_delete(common, key);
  1207. break;
  1208. default:
  1209. ret = -EINVAL;
  1210. }
  1211. ath9k_ps_restore(sc);
  1212. mutex_unlock(&sc->mutex);
  1213. return ret;
  1214. }
  1215. static void ath9k_set_assoc_state(struct ath_softc *sc,
  1216. struct ieee80211_vif *vif)
  1217. {
  1218. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1219. struct ath_vif *avp = (void *)vif->drv_priv;
  1220. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1221. unsigned long flags;
  1222. set_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1223. avp->primary_sta_vif = true;
  1224. /*
  1225. * Set the AID, BSSID and do beacon-sync only when
  1226. * the HW opmode is STATION.
  1227. *
  1228. * But the primary bit is set above in any case.
  1229. */
  1230. if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
  1231. return;
  1232. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1233. common->curaid = bss_conf->aid;
  1234. ath9k_hw_write_associd(sc->sc_ah);
  1235. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  1236. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1237. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1238. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  1239. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1240. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  1241. ath9k_mci_update_wlan_channels(sc, false);
  1242. ath_dbg(common, CONFIG,
  1243. "Primary Station interface: %pM, BSSID: %pM\n",
  1244. vif->addr, common->curbssid);
  1245. }
  1246. static void ath9k_bss_assoc_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1247. {
  1248. struct ath_softc *sc = data;
  1249. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1250. if (test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags))
  1251. return;
  1252. if (bss_conf->assoc)
  1253. ath9k_set_assoc_state(sc, vif);
  1254. }
  1255. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1256. struct ieee80211_vif *vif,
  1257. struct ieee80211_bss_conf *bss_conf,
  1258. u32 changed)
  1259. {
  1260. #define CHECK_ANI \
  1261. (BSS_CHANGED_ASSOC | \
  1262. BSS_CHANGED_IBSS | \
  1263. BSS_CHANGED_BEACON_ENABLED)
  1264. struct ath_softc *sc = hw->priv;
  1265. struct ath_hw *ah = sc->sc_ah;
  1266. struct ath_common *common = ath9k_hw_common(ah);
  1267. struct ath_vif *avp = (void *)vif->drv_priv;
  1268. int slottime;
  1269. ath9k_ps_wakeup(sc);
  1270. mutex_lock(&sc->mutex);
  1271. if (changed & BSS_CHANGED_ASSOC) {
  1272. ath_dbg(common, CONFIG, "BSSID %pM Changed ASSOC %d\n",
  1273. bss_conf->bssid, bss_conf->assoc);
  1274. if (avp->primary_sta_vif && !bss_conf->assoc) {
  1275. clear_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1276. avp->primary_sta_vif = false;
  1277. if (ah->opmode == NL80211_IFTYPE_STATION)
  1278. clear_bit(SC_OP_BEACONS, &sc->sc_flags);
  1279. }
  1280. ieee80211_iterate_active_interfaces_atomic(
  1281. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  1282. ath9k_bss_assoc_iter, sc);
  1283. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags) &&
  1284. ah->opmode == NL80211_IFTYPE_STATION) {
  1285. memset(common->curbssid, 0, ETH_ALEN);
  1286. common->curaid = 0;
  1287. ath9k_hw_write_associd(sc->sc_ah);
  1288. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  1289. ath9k_mci_update_wlan_channels(sc, true);
  1290. }
  1291. }
  1292. if (changed & BSS_CHANGED_IBSS) {
  1293. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1294. common->curaid = bss_conf->aid;
  1295. ath9k_hw_write_associd(sc->sc_ah);
  1296. }
  1297. if ((changed & BSS_CHANGED_BEACON_ENABLED) ||
  1298. (changed & BSS_CHANGED_BEACON_INT)) {
  1299. if (ah->opmode == NL80211_IFTYPE_AP &&
  1300. bss_conf->enable_beacon)
  1301. ath9k_set_tsfadjust(sc, vif);
  1302. if (ath9k_allow_beacon_config(sc, vif))
  1303. ath9k_beacon_config(sc, vif, changed);
  1304. }
  1305. if (changed & BSS_CHANGED_ERP_SLOT) {
  1306. if (bss_conf->use_short_slot)
  1307. slottime = 9;
  1308. else
  1309. slottime = 20;
  1310. if (vif->type == NL80211_IFTYPE_AP) {
  1311. /*
  1312. * Defer update, so that connected stations can adjust
  1313. * their settings at the same time.
  1314. * See beacon.c for more details
  1315. */
  1316. sc->beacon.slottime = slottime;
  1317. sc->beacon.updateslot = UPDATE;
  1318. } else {
  1319. ah->slottime = slottime;
  1320. ath9k_hw_init_global_settings(ah);
  1321. }
  1322. }
  1323. if (changed & CHECK_ANI)
  1324. ath_check_ani(sc);
  1325. mutex_unlock(&sc->mutex);
  1326. ath9k_ps_restore(sc);
  1327. #undef CHECK_ANI
  1328. }
  1329. static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1330. {
  1331. struct ath_softc *sc = hw->priv;
  1332. u64 tsf;
  1333. mutex_lock(&sc->mutex);
  1334. ath9k_ps_wakeup(sc);
  1335. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1336. ath9k_ps_restore(sc);
  1337. mutex_unlock(&sc->mutex);
  1338. return tsf;
  1339. }
  1340. static void ath9k_set_tsf(struct ieee80211_hw *hw,
  1341. struct ieee80211_vif *vif,
  1342. u64 tsf)
  1343. {
  1344. struct ath_softc *sc = hw->priv;
  1345. mutex_lock(&sc->mutex);
  1346. ath9k_ps_wakeup(sc);
  1347. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1348. ath9k_ps_restore(sc);
  1349. mutex_unlock(&sc->mutex);
  1350. }
  1351. static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1352. {
  1353. struct ath_softc *sc = hw->priv;
  1354. mutex_lock(&sc->mutex);
  1355. ath9k_ps_wakeup(sc);
  1356. ath9k_hw_reset_tsf(sc->sc_ah);
  1357. ath9k_ps_restore(sc);
  1358. mutex_unlock(&sc->mutex);
  1359. }
  1360. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1361. struct ieee80211_vif *vif,
  1362. enum ieee80211_ampdu_mlme_action action,
  1363. struct ieee80211_sta *sta,
  1364. u16 tid, u16 *ssn, u8 buf_size)
  1365. {
  1366. struct ath_softc *sc = hw->priv;
  1367. int ret = 0;
  1368. local_bh_disable();
  1369. switch (action) {
  1370. case IEEE80211_AMPDU_RX_START:
  1371. break;
  1372. case IEEE80211_AMPDU_RX_STOP:
  1373. break;
  1374. case IEEE80211_AMPDU_TX_START:
  1375. ath9k_ps_wakeup(sc);
  1376. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1377. if (!ret)
  1378. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1379. ath9k_ps_restore(sc);
  1380. break;
  1381. case IEEE80211_AMPDU_TX_STOP_CONT:
  1382. case IEEE80211_AMPDU_TX_STOP_FLUSH:
  1383. case IEEE80211_AMPDU_TX_STOP_FLUSH_CONT:
  1384. ath9k_ps_wakeup(sc);
  1385. ath_tx_aggr_stop(sc, sta, tid);
  1386. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1387. ath9k_ps_restore(sc);
  1388. break;
  1389. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1390. ath9k_ps_wakeup(sc);
  1391. ath_tx_aggr_resume(sc, sta, tid);
  1392. ath9k_ps_restore(sc);
  1393. break;
  1394. default:
  1395. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1396. }
  1397. local_bh_enable();
  1398. return ret;
  1399. }
  1400. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1401. struct survey_info *survey)
  1402. {
  1403. struct ath_softc *sc = hw->priv;
  1404. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1405. struct ieee80211_supported_band *sband;
  1406. struct ieee80211_channel *chan;
  1407. unsigned long flags;
  1408. int pos;
  1409. spin_lock_irqsave(&common->cc_lock, flags);
  1410. if (idx == 0)
  1411. ath_update_survey_stats(sc);
  1412. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1413. if (sband && idx >= sband->n_channels) {
  1414. idx -= sband->n_channels;
  1415. sband = NULL;
  1416. }
  1417. if (!sband)
  1418. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1419. if (!sband || idx >= sband->n_channels) {
  1420. spin_unlock_irqrestore(&common->cc_lock, flags);
  1421. return -ENOENT;
  1422. }
  1423. chan = &sband->channels[idx];
  1424. pos = chan->hw_value;
  1425. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1426. survey->channel = chan;
  1427. spin_unlock_irqrestore(&common->cc_lock, flags);
  1428. return 0;
  1429. }
  1430. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1431. {
  1432. struct ath_softc *sc = hw->priv;
  1433. struct ath_hw *ah = sc->sc_ah;
  1434. mutex_lock(&sc->mutex);
  1435. ah->coverage_class = coverage_class;
  1436. ath9k_ps_wakeup(sc);
  1437. ath9k_hw_init_global_settings(ah);
  1438. ath9k_ps_restore(sc);
  1439. mutex_unlock(&sc->mutex);
  1440. }
  1441. static void ath9k_flush(struct ieee80211_hw *hw, u32 queues, bool drop)
  1442. {
  1443. struct ath_softc *sc = hw->priv;
  1444. struct ath_hw *ah = sc->sc_ah;
  1445. struct ath_common *common = ath9k_hw_common(ah);
  1446. int timeout = 200; /* ms */
  1447. int i, j;
  1448. bool drain_txq;
  1449. mutex_lock(&sc->mutex);
  1450. cancel_delayed_work_sync(&sc->tx_complete_work);
  1451. if (ah->ah_flags & AH_UNPLUGGED) {
  1452. ath_dbg(common, ANY, "Device has been unplugged!\n");
  1453. mutex_unlock(&sc->mutex);
  1454. return;
  1455. }
  1456. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1457. ath_dbg(common, ANY, "Device not present\n");
  1458. mutex_unlock(&sc->mutex);
  1459. return;
  1460. }
  1461. for (j = 0; j < timeout; j++) {
  1462. bool npend = false;
  1463. if (j)
  1464. usleep_range(1000, 2000);
  1465. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1466. if (!ATH_TXQ_SETUP(sc, i))
  1467. continue;
  1468. npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1469. if (npend)
  1470. break;
  1471. }
  1472. if (!npend)
  1473. break;
  1474. }
  1475. if (drop) {
  1476. ath9k_ps_wakeup(sc);
  1477. spin_lock_bh(&sc->sc_pcu_lock);
  1478. drain_txq = ath_drain_all_txq(sc);
  1479. spin_unlock_bh(&sc->sc_pcu_lock);
  1480. if (!drain_txq)
  1481. ath_reset(sc);
  1482. ath9k_ps_restore(sc);
  1483. ieee80211_wake_queues(hw);
  1484. }
  1485. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1486. mutex_unlock(&sc->mutex);
  1487. }
  1488. static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
  1489. {
  1490. struct ath_softc *sc = hw->priv;
  1491. int i;
  1492. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1493. if (!ATH_TXQ_SETUP(sc, i))
  1494. continue;
  1495. if (ath9k_has_pending_frames(sc, &sc->tx.txq[i]))
  1496. return true;
  1497. }
  1498. return false;
  1499. }
  1500. static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
  1501. {
  1502. struct ath_softc *sc = hw->priv;
  1503. struct ath_hw *ah = sc->sc_ah;
  1504. struct ieee80211_vif *vif;
  1505. struct ath_vif *avp;
  1506. struct ath_buf *bf;
  1507. struct ath_tx_status ts;
  1508. bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA);
  1509. int status;
  1510. vif = sc->beacon.bslot[0];
  1511. if (!vif)
  1512. return 0;
  1513. if (!vif->bss_conf.enable_beacon)
  1514. return 0;
  1515. avp = (void *)vif->drv_priv;
  1516. if (!sc->beacon.tx_processed && !edma) {
  1517. tasklet_disable(&sc->bcon_tasklet);
  1518. bf = avp->av_bcbuf;
  1519. if (!bf || !bf->bf_mpdu)
  1520. goto skip;
  1521. status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
  1522. if (status == -EINPROGRESS)
  1523. goto skip;
  1524. sc->beacon.tx_processed = true;
  1525. sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
  1526. skip:
  1527. tasklet_enable(&sc->bcon_tasklet);
  1528. }
  1529. return sc->beacon.tx_last;
  1530. }
  1531. static int ath9k_get_stats(struct ieee80211_hw *hw,
  1532. struct ieee80211_low_level_stats *stats)
  1533. {
  1534. struct ath_softc *sc = hw->priv;
  1535. struct ath_hw *ah = sc->sc_ah;
  1536. struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
  1537. stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
  1538. stats->dot11RTSFailureCount = mib_stats->rts_bad;
  1539. stats->dot11FCSErrorCount = mib_stats->fcs_bad;
  1540. stats->dot11RTSSuccessCount = mib_stats->rts_good;
  1541. return 0;
  1542. }
  1543. static u32 fill_chainmask(u32 cap, u32 new)
  1544. {
  1545. u32 filled = 0;
  1546. int i;
  1547. for (i = 0; cap && new; i++, cap >>= 1) {
  1548. if (!(cap & BIT(0)))
  1549. continue;
  1550. if (new & BIT(0))
  1551. filled |= BIT(i);
  1552. new >>= 1;
  1553. }
  1554. return filled;
  1555. }
  1556. static bool validate_antenna_mask(struct ath_hw *ah, u32 val)
  1557. {
  1558. if (AR_SREV_9300_20_OR_LATER(ah))
  1559. return true;
  1560. switch (val & 0x7) {
  1561. case 0x1:
  1562. case 0x3:
  1563. case 0x7:
  1564. return true;
  1565. case 0x2:
  1566. return (ah->caps.rx_chainmask == 1);
  1567. default:
  1568. return false;
  1569. }
  1570. }
  1571. static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
  1572. {
  1573. struct ath_softc *sc = hw->priv;
  1574. struct ath_hw *ah = sc->sc_ah;
  1575. if (ah->caps.rx_chainmask != 1)
  1576. rx_ant |= tx_ant;
  1577. if (!validate_antenna_mask(ah, rx_ant) || !tx_ant)
  1578. return -EINVAL;
  1579. sc->ant_rx = rx_ant;
  1580. sc->ant_tx = tx_ant;
  1581. if (ah->caps.rx_chainmask == 1)
  1582. return 0;
  1583. /* AR9100 runs into calibration issues if not all rx chains are enabled */
  1584. if (AR_SREV_9100(ah))
  1585. ah->rxchainmask = 0x7;
  1586. else
  1587. ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
  1588. ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
  1589. ath9k_reload_chainmask_settings(sc);
  1590. return 0;
  1591. }
  1592. static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
  1593. {
  1594. struct ath_softc *sc = hw->priv;
  1595. *tx_ant = sc->ant_tx;
  1596. *rx_ant = sc->ant_rx;
  1597. return 0;
  1598. }
  1599. #ifdef CONFIG_PM_SLEEP
  1600. static void ath9k_wow_map_triggers(struct ath_softc *sc,
  1601. struct cfg80211_wowlan *wowlan,
  1602. u32 *wow_triggers)
  1603. {
  1604. if (wowlan->disconnect)
  1605. *wow_triggers |= AH_WOW_LINK_CHANGE |
  1606. AH_WOW_BEACON_MISS;
  1607. if (wowlan->magic_pkt)
  1608. *wow_triggers |= AH_WOW_MAGIC_PATTERN_EN;
  1609. if (wowlan->n_patterns)
  1610. *wow_triggers |= AH_WOW_USER_PATTERN_EN;
  1611. sc->wow_enabled = *wow_triggers;
  1612. }
  1613. static void ath9k_wow_add_disassoc_deauth_pattern(struct ath_softc *sc)
  1614. {
  1615. struct ath_hw *ah = sc->sc_ah;
  1616. struct ath_common *common = ath9k_hw_common(ah);
  1617. struct ath9k_hw_capabilities *pcaps = &ah->caps;
  1618. int pattern_count = 0;
  1619. int i, byte_cnt;
  1620. u8 dis_deauth_pattern[MAX_PATTERN_SIZE];
  1621. u8 dis_deauth_mask[MAX_PATTERN_SIZE];
  1622. memset(dis_deauth_pattern, 0, MAX_PATTERN_SIZE);
  1623. memset(dis_deauth_mask, 0, MAX_PATTERN_SIZE);
  1624. /*
  1625. * Create Dissassociate / Deauthenticate packet filter
  1626. *
  1627. * 2 bytes 2 byte 6 bytes 6 bytes 6 bytes
  1628. * +--------------+----------+---------+--------+--------+----
  1629. * + Frame Control+ Duration + DA + SA + BSSID +
  1630. * +--------------+----------+---------+--------+--------+----
  1631. *
  1632. * The above is the management frame format for disassociate/
  1633. * deauthenticate pattern, from this we need to match the first byte
  1634. * of 'Frame Control' and DA, SA, and BSSID fields
  1635. * (skipping 2nd byte of FC and Duration feild.
  1636. *
  1637. * Disassociate pattern
  1638. * --------------------
  1639. * Frame control = 00 00 1010
  1640. * DA, SA, BSSID = x:x:x:x:x:x
  1641. * Pattern will be A0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1642. * | x:x:x:x:x:x -- 22 bytes
  1643. *
  1644. * Deauthenticate pattern
  1645. * ----------------------
  1646. * Frame control = 00 00 1100
  1647. * DA, SA, BSSID = x:x:x:x:x:x
  1648. * Pattern will be C0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1649. * | x:x:x:x:x:x -- 22 bytes
  1650. */
  1651. /* Create Disassociate Pattern first */
  1652. byte_cnt = 0;
  1653. /* Fill out the mask with all FF's */
  1654. for (i = 0; i < MAX_PATTERN_MASK_SIZE; i++)
  1655. dis_deauth_mask[i] = 0xff;
  1656. /* copy the first byte of frame control field */
  1657. dis_deauth_pattern[byte_cnt] = 0xa0;
  1658. byte_cnt++;
  1659. /* skip 2nd byte of frame control and Duration field */
  1660. byte_cnt += 3;
  1661. /*
  1662. * need not match the destination mac address, it can be a broadcast
  1663. * mac address or an unicast to this station
  1664. */
  1665. byte_cnt += 6;
  1666. /* copy the source mac address */
  1667. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1668. byte_cnt += 6;
  1669. /* copy the bssid, its same as the source mac address */
  1670. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1671. /* Create Disassociate pattern mask */
  1672. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_EXACT) {
  1673. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_DWORD) {
  1674. /*
  1675. * for AR9280, because of hardware limitation, the
  1676. * first 4 bytes have to be matched for all patterns.
  1677. * the mask for disassociation and de-auth pattern
  1678. * matching need to enable the first 4 bytes.
  1679. * also the duration field needs to be filled.
  1680. */
  1681. dis_deauth_mask[0] = 0xf0;
  1682. /*
  1683. * fill in duration field
  1684. FIXME: what is the exact value ?
  1685. */
  1686. dis_deauth_pattern[2] = 0xff;
  1687. dis_deauth_pattern[3] = 0xff;
  1688. } else {
  1689. dis_deauth_mask[0] = 0xfe;
  1690. }
  1691. dis_deauth_mask[1] = 0x03;
  1692. dis_deauth_mask[2] = 0xc0;
  1693. } else {
  1694. dis_deauth_mask[0] = 0xef;
  1695. dis_deauth_mask[1] = 0x3f;
  1696. dis_deauth_mask[2] = 0x00;
  1697. dis_deauth_mask[3] = 0xfc;
  1698. }
  1699. ath_dbg(common, WOW, "Adding disassoc/deauth patterns for WoW\n");
  1700. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1701. pattern_count, byte_cnt);
  1702. pattern_count++;
  1703. /*
  1704. * for de-authenticate pattern, only the first byte of the frame
  1705. * control field gets changed from 0xA0 to 0xC0
  1706. */
  1707. dis_deauth_pattern[0] = 0xC0;
  1708. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1709. pattern_count, byte_cnt);
  1710. }
  1711. static void ath9k_wow_add_pattern(struct ath_softc *sc,
  1712. struct cfg80211_wowlan *wowlan)
  1713. {
  1714. struct ath_hw *ah = sc->sc_ah;
  1715. struct ath9k_wow_pattern *wow_pattern = NULL;
  1716. struct cfg80211_wowlan_trig_pkt_pattern *patterns = wowlan->patterns;
  1717. int mask_len;
  1718. s8 i = 0;
  1719. if (!wowlan->n_patterns)
  1720. return;
  1721. /*
  1722. * Add the new user configured patterns
  1723. */
  1724. for (i = 0; i < wowlan->n_patterns; i++) {
  1725. wow_pattern = kzalloc(sizeof(*wow_pattern), GFP_KERNEL);
  1726. if (!wow_pattern)
  1727. return;
  1728. /*
  1729. * TODO: convert the generic user space pattern to
  1730. * appropriate chip specific/802.11 pattern.
  1731. */
  1732. mask_len = DIV_ROUND_UP(wowlan->patterns[i].pattern_len, 8);
  1733. memset(wow_pattern->pattern_bytes, 0, MAX_PATTERN_SIZE);
  1734. memset(wow_pattern->mask_bytes, 0, MAX_PATTERN_SIZE);
  1735. memcpy(wow_pattern->pattern_bytes, patterns[i].pattern,
  1736. patterns[i].pattern_len);
  1737. memcpy(wow_pattern->mask_bytes, patterns[i].mask, mask_len);
  1738. wow_pattern->pattern_len = patterns[i].pattern_len;
  1739. /*
  1740. * just need to take care of deauth and disssoc pattern,
  1741. * make sure we don't overwrite them.
  1742. */
  1743. ath9k_hw_wow_apply_pattern(ah, wow_pattern->pattern_bytes,
  1744. wow_pattern->mask_bytes,
  1745. i + 2,
  1746. wow_pattern->pattern_len);
  1747. kfree(wow_pattern);
  1748. }
  1749. }
  1750. static int ath9k_suspend(struct ieee80211_hw *hw,
  1751. struct cfg80211_wowlan *wowlan)
  1752. {
  1753. struct ath_softc *sc = hw->priv;
  1754. struct ath_hw *ah = sc->sc_ah;
  1755. struct ath_common *common = ath9k_hw_common(ah);
  1756. u32 wow_triggers_enabled = 0;
  1757. int ret = 0;
  1758. mutex_lock(&sc->mutex);
  1759. ath_cancel_work(sc);
  1760. ath_stop_ani(sc);
  1761. del_timer_sync(&sc->rx_poll_timer);
  1762. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1763. ath_dbg(common, ANY, "Device not present\n");
  1764. ret = -EINVAL;
  1765. goto fail_wow;
  1766. }
  1767. if (WARN_ON(!wowlan)) {
  1768. ath_dbg(common, WOW, "None of the WoW triggers enabled\n");
  1769. ret = -EINVAL;
  1770. goto fail_wow;
  1771. }
  1772. if (!device_can_wakeup(sc->dev)) {
  1773. ath_dbg(common, WOW, "device_can_wakeup failed, WoW is not enabled\n");
  1774. ret = 1;
  1775. goto fail_wow;
  1776. }
  1777. /*
  1778. * none of the sta vifs are associated
  1779. * and we are not currently handling multivif
  1780. * cases, for instance we have to seperately
  1781. * configure 'keep alive frame' for each
  1782. * STA.
  1783. */
  1784. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  1785. ath_dbg(common, WOW, "None of the STA vifs are associated\n");
  1786. ret = 1;
  1787. goto fail_wow;
  1788. }
  1789. if (sc->nvifs > 1) {
  1790. ath_dbg(common, WOW, "WoW for multivif is not yet supported\n");
  1791. ret = 1;
  1792. goto fail_wow;
  1793. }
  1794. ath9k_wow_map_triggers(sc, wowlan, &wow_triggers_enabled);
  1795. ath_dbg(common, WOW, "WoW triggers enabled 0x%x\n",
  1796. wow_triggers_enabled);
  1797. ath9k_ps_wakeup(sc);
  1798. ath9k_stop_btcoex(sc);
  1799. /*
  1800. * Enable wake up on recieving disassoc/deauth
  1801. * frame by default.
  1802. */
  1803. ath9k_wow_add_disassoc_deauth_pattern(sc);
  1804. if (wow_triggers_enabled & AH_WOW_USER_PATTERN_EN)
  1805. ath9k_wow_add_pattern(sc, wowlan);
  1806. spin_lock_bh(&sc->sc_pcu_lock);
  1807. /*
  1808. * To avoid false wake, we enable beacon miss interrupt only
  1809. * when we go to sleep. We save the current interrupt mask
  1810. * so we can restore it after the system wakes up
  1811. */
  1812. sc->wow_intr_before_sleep = ah->imask;
  1813. ah->imask &= ~ATH9K_INT_GLOBAL;
  1814. ath9k_hw_disable_interrupts(ah);
  1815. ah->imask = ATH9K_INT_BMISS | ATH9K_INT_GLOBAL;
  1816. ath9k_hw_set_interrupts(ah);
  1817. ath9k_hw_enable_interrupts(ah);
  1818. spin_unlock_bh(&sc->sc_pcu_lock);
  1819. /*
  1820. * we can now sync irq and kill any running tasklets, since we already
  1821. * disabled interrupts and not holding a spin lock
  1822. */
  1823. synchronize_irq(sc->irq);
  1824. tasklet_kill(&sc->intr_tq);
  1825. ath9k_hw_wow_enable(ah, wow_triggers_enabled);
  1826. ath9k_ps_restore(sc);
  1827. ath_dbg(common, ANY, "WoW enabled in ath9k\n");
  1828. atomic_inc(&sc->wow_sleep_proc_intr);
  1829. fail_wow:
  1830. mutex_unlock(&sc->mutex);
  1831. return ret;
  1832. }
  1833. static int ath9k_resume(struct ieee80211_hw *hw)
  1834. {
  1835. struct ath_softc *sc = hw->priv;
  1836. struct ath_hw *ah = sc->sc_ah;
  1837. struct ath_common *common = ath9k_hw_common(ah);
  1838. u32 wow_status;
  1839. mutex_lock(&sc->mutex);
  1840. ath9k_ps_wakeup(sc);
  1841. spin_lock_bh(&sc->sc_pcu_lock);
  1842. ath9k_hw_disable_interrupts(ah);
  1843. ah->imask = sc->wow_intr_before_sleep;
  1844. ath9k_hw_set_interrupts(ah);
  1845. ath9k_hw_enable_interrupts(ah);
  1846. spin_unlock_bh(&sc->sc_pcu_lock);
  1847. wow_status = ath9k_hw_wow_wakeup(ah);
  1848. if (atomic_read(&sc->wow_got_bmiss_intr) == 0) {
  1849. /*
  1850. * some devices may not pick beacon miss
  1851. * as the reason they woke up so we add
  1852. * that here for that shortcoming.
  1853. */
  1854. wow_status |= AH_WOW_BEACON_MISS;
  1855. atomic_dec(&sc->wow_got_bmiss_intr);
  1856. ath_dbg(common, ANY, "Beacon miss interrupt picked up during WoW sleep\n");
  1857. }
  1858. atomic_dec(&sc->wow_sleep_proc_intr);
  1859. if (wow_status) {
  1860. ath_dbg(common, ANY, "Waking up due to WoW triggers %s with WoW status = %x\n",
  1861. ath9k_hw_wow_event_to_string(wow_status), wow_status);
  1862. }
  1863. ath_restart_work(sc);
  1864. ath9k_start_btcoex(sc);
  1865. ath9k_ps_restore(sc);
  1866. mutex_unlock(&sc->mutex);
  1867. return 0;
  1868. }
  1869. static void ath9k_set_wakeup(struct ieee80211_hw *hw, bool enabled)
  1870. {
  1871. struct ath_softc *sc = hw->priv;
  1872. mutex_lock(&sc->mutex);
  1873. device_init_wakeup(sc->dev, 1);
  1874. device_set_wakeup_enable(sc->dev, enabled);
  1875. mutex_unlock(&sc->mutex);
  1876. }
  1877. #endif
  1878. static void ath9k_sw_scan_start(struct ieee80211_hw *hw)
  1879. {
  1880. struct ath_softc *sc = hw->priv;
  1881. sc->scanning = 1;
  1882. }
  1883. static void ath9k_sw_scan_complete(struct ieee80211_hw *hw)
  1884. {
  1885. struct ath_softc *sc = hw->priv;
  1886. sc->scanning = 0;
  1887. }
  1888. struct ieee80211_ops ath9k_ops = {
  1889. .tx = ath9k_tx,
  1890. .start = ath9k_start,
  1891. .stop = ath9k_stop,
  1892. .add_interface = ath9k_add_interface,
  1893. .change_interface = ath9k_change_interface,
  1894. .remove_interface = ath9k_remove_interface,
  1895. .config = ath9k_config,
  1896. .configure_filter = ath9k_configure_filter,
  1897. .sta_add = ath9k_sta_add,
  1898. .sta_remove = ath9k_sta_remove,
  1899. .sta_notify = ath9k_sta_notify,
  1900. .conf_tx = ath9k_conf_tx,
  1901. .bss_info_changed = ath9k_bss_info_changed,
  1902. .set_key = ath9k_set_key,
  1903. .get_tsf = ath9k_get_tsf,
  1904. .set_tsf = ath9k_set_tsf,
  1905. .reset_tsf = ath9k_reset_tsf,
  1906. .ampdu_action = ath9k_ampdu_action,
  1907. .get_survey = ath9k_get_survey,
  1908. .rfkill_poll = ath9k_rfkill_poll_state,
  1909. .set_coverage_class = ath9k_set_coverage_class,
  1910. .flush = ath9k_flush,
  1911. .tx_frames_pending = ath9k_tx_frames_pending,
  1912. .tx_last_beacon = ath9k_tx_last_beacon,
  1913. .get_stats = ath9k_get_stats,
  1914. .set_antenna = ath9k_set_antenna,
  1915. .get_antenna = ath9k_get_antenna,
  1916. #ifdef CONFIG_PM_SLEEP
  1917. .suspend = ath9k_suspend,
  1918. .resume = ath9k_resume,
  1919. .set_wakeup = ath9k_set_wakeup,
  1920. #endif
  1921. #ifdef CONFIG_ATH9K_DEBUGFS
  1922. .get_et_sset_count = ath9k_get_et_sset_count,
  1923. .get_et_stats = ath9k_get_et_stats,
  1924. .get_et_strings = ath9k_get_et_strings,
  1925. #endif
  1926. #if defined(CONFIG_MAC80211_DEBUGFS) && defined(CONFIG_ATH9K_DEBUGFS)
  1927. .sta_add_debugfs = ath9k_sta_add_debugfs,
  1928. .sta_remove_debugfs = ath9k_sta_remove_debugfs,
  1929. #endif
  1930. .sw_scan_start = ath9k_sw_scan_start,
  1931. .sw_scan_complete = ath9k_sw_scan_complete,
  1932. };