radeon_drv.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487
  1. /**
  2. * \file radeon_drv.c
  3. * ATI Radeon driver
  4. *
  5. * \author Gareth Hughes <gareth@valinux.com>
  6. */
  7. /*
  8. * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
  9. * All Rights Reserved.
  10. *
  11. * Permission is hereby granted, free of charge, to any person obtaining a
  12. * copy of this software and associated documentation files (the "Software"),
  13. * to deal in the Software without restriction, including without limitation
  14. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  15. * and/or sell copies of the Software, and to permit persons to whom the
  16. * Software is furnished to do so, subject to the following conditions:
  17. *
  18. * The above copyright notice and this permission notice (including the next
  19. * paragraph) shall be included in all copies or substantial portions of the
  20. * Software.
  21. *
  22. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  23. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  24. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  25. * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
  26. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  27. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  28. * OTHER DEALINGS IN THE SOFTWARE.
  29. */
  30. #include <drm/drmP.h>
  31. #include <drm/radeon_drm.h>
  32. #include "radeon_drv.h"
  33. #include <drm/drm_pciids.h>
  34. #include <linux/console.h>
  35. #include <linux/module.h>
  36. /*
  37. * KMS wrapper.
  38. * - 2.0.0 - initial interface
  39. * - 2.1.0 - add square tiling interface
  40. * - 2.2.0 - add r6xx/r7xx const buffer support
  41. * - 2.3.0 - add MSPOS + 3D texture + r500 VAP regs
  42. * - 2.4.0 - add crtc id query
  43. * - 2.5.0 - add get accel 2 to work around ddx breakage for evergreen
  44. * - 2.6.0 - add tiling config query (r6xx+), add initial HiZ support (r300->r500)
  45. * 2.7.0 - fixups for r600 2D tiling support. (no external ABI change), add eg dyn gpr regs
  46. * 2.8.0 - pageflip support, r500 US_FORMAT regs. r500 ARGB2101010 colorbuf, r300->r500 CMASK, clock crystal query
  47. * 2.9.0 - r600 tiling (s3tc,rgtc) working, SET_PREDICATION packet 3 on r600 + eg, backend query
  48. * 2.10.0 - fusion 2D tiling
  49. * 2.11.0 - backend map, initial compute support for the CS checker
  50. * 2.12.0 - RADEON_CS_KEEP_TILING_FLAGS
  51. * 2.13.0 - virtual memory support, streamout
  52. * 2.14.0 - add evergreen tiling informations
  53. * 2.15.0 - add max_pipes query
  54. * 2.16.0 - fix evergreen 2D tiled surface calculation
  55. * 2.17.0 - add STRMOUT_BASE_UPDATE for r7xx
  56. * 2.18.0 - r600-eg: allow "invalid" DB formats
  57. * 2.19.0 - r600-eg: MSAA textures
  58. * 2.20.0 - r600-si: RADEON_INFO_TIMESTAMP query
  59. * 2.21.0 - r600-r700: FMASK and CMASK
  60. * 2.22.0 - r600 only: RESOLVE_BOX allowed
  61. * 2.23.0 - allow STRMOUT_BASE_UPDATE on RS780 and RS880
  62. * 2.24.0 - eg only: allow MIP_ADDRESS=0 for MSAA textures
  63. * 2.25.0 - eg+: new info request for num SE and num SH
  64. * 2.26.0 - r600-eg: fix htile size computation
  65. * 2.27.0 - r600-SI: Add CS ioctl support for async DMA
  66. * 2.28.0 - r600-eg: Add MEM_WRITE packet support
  67. * 2.29.0 - R500 FP16 color clear registers
  68. */
  69. #define KMS_DRIVER_MAJOR 2
  70. #define KMS_DRIVER_MINOR 29
  71. #define KMS_DRIVER_PATCHLEVEL 0
  72. int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags);
  73. int radeon_driver_unload_kms(struct drm_device *dev);
  74. int radeon_driver_firstopen_kms(struct drm_device *dev);
  75. void radeon_driver_lastclose_kms(struct drm_device *dev);
  76. int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv);
  77. void radeon_driver_postclose_kms(struct drm_device *dev,
  78. struct drm_file *file_priv);
  79. void radeon_driver_preclose_kms(struct drm_device *dev,
  80. struct drm_file *file_priv);
  81. int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
  82. int radeon_resume_kms(struct drm_device *dev);
  83. u32 radeon_get_vblank_counter_kms(struct drm_device *dev, int crtc);
  84. int radeon_enable_vblank_kms(struct drm_device *dev, int crtc);
  85. void radeon_disable_vblank_kms(struct drm_device *dev, int crtc);
  86. int radeon_get_vblank_timestamp_kms(struct drm_device *dev, int crtc,
  87. int *max_error,
  88. struct timeval *vblank_time,
  89. unsigned flags);
  90. void radeon_driver_irq_preinstall_kms(struct drm_device *dev);
  91. int radeon_driver_irq_postinstall_kms(struct drm_device *dev);
  92. void radeon_driver_irq_uninstall_kms(struct drm_device *dev);
  93. irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS);
  94. int radeon_dma_ioctl_kms(struct drm_device *dev, void *data,
  95. struct drm_file *file_priv);
  96. int radeon_gem_object_init(struct drm_gem_object *obj);
  97. void radeon_gem_object_free(struct drm_gem_object *obj);
  98. int radeon_gem_object_open(struct drm_gem_object *obj,
  99. struct drm_file *file_priv);
  100. void radeon_gem_object_close(struct drm_gem_object *obj,
  101. struct drm_file *file_priv);
  102. extern int radeon_get_crtc_scanoutpos(struct drm_device *dev, int crtc,
  103. int *vpos, int *hpos);
  104. extern struct drm_ioctl_desc radeon_ioctls_kms[];
  105. extern int radeon_max_kms_ioctl;
  106. int radeon_mmap(struct file *filp, struct vm_area_struct *vma);
  107. int radeon_mode_dumb_mmap(struct drm_file *filp,
  108. struct drm_device *dev,
  109. uint32_t handle, uint64_t *offset_p);
  110. int radeon_mode_dumb_create(struct drm_file *file_priv,
  111. struct drm_device *dev,
  112. struct drm_mode_create_dumb *args);
  113. int radeon_mode_dumb_destroy(struct drm_file *file_priv,
  114. struct drm_device *dev,
  115. uint32_t handle);
  116. struct sg_table *radeon_gem_prime_get_sg_table(struct drm_gem_object *obj);
  117. struct drm_gem_object *radeon_gem_prime_import_sg_table(struct drm_device *dev,
  118. size_t size,
  119. struct sg_table *sg);
  120. int radeon_gem_prime_pin(struct drm_gem_object *obj);
  121. void *radeon_gem_prime_vmap(struct drm_gem_object *obj);
  122. void radeon_gem_prime_vunmap(struct drm_gem_object *obj, void *vaddr);
  123. extern long radeon_kms_compat_ioctl(struct file *filp, unsigned int cmd,
  124. unsigned long arg);
  125. #if defined(CONFIG_DEBUG_FS)
  126. int radeon_debugfs_init(struct drm_minor *minor);
  127. void radeon_debugfs_cleanup(struct drm_minor *minor);
  128. #endif
  129. /* atpx handler */
  130. #if defined(CONFIG_VGA_SWITCHEROO)
  131. void radeon_register_atpx_handler(void);
  132. void radeon_unregister_atpx_handler(void);
  133. #else
  134. static inline void radeon_register_atpx_handler(void) {}
  135. static inline void radeon_unregister_atpx_handler(void) {}
  136. #endif
  137. int radeon_no_wb;
  138. int radeon_modeset = 1;
  139. int radeon_dynclks = -1;
  140. int radeon_r4xx_atom = 0;
  141. int radeon_agpmode = 0;
  142. int radeon_vram_limit = 0;
  143. int radeon_gart_size = 512; /* default gart size */
  144. int radeon_benchmarking = 0;
  145. int radeon_testing = 0;
  146. int radeon_connector_table = 0;
  147. int radeon_tv = 1;
  148. int radeon_audio = 0;
  149. int radeon_disp_priority = 0;
  150. int radeon_hw_i2c = 0;
  151. int radeon_pcie_gen2 = -1;
  152. int radeon_msi = -1;
  153. int radeon_lockup_timeout = 10000;
  154. MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers");
  155. module_param_named(no_wb, radeon_no_wb, int, 0444);
  156. MODULE_PARM_DESC(modeset, "Disable/Enable modesetting");
  157. module_param_named(modeset, radeon_modeset, int, 0400);
  158. MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks");
  159. module_param_named(dynclks, radeon_dynclks, int, 0444);
  160. MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx");
  161. module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444);
  162. MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing");
  163. module_param_named(vramlimit, radeon_vram_limit, int, 0600);
  164. MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)");
  165. module_param_named(agpmode, radeon_agpmode, int, 0444);
  166. MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32, 64, etc)");
  167. module_param_named(gartsize, radeon_gart_size, int, 0600);
  168. MODULE_PARM_DESC(benchmark, "Run benchmark");
  169. module_param_named(benchmark, radeon_benchmarking, int, 0444);
  170. MODULE_PARM_DESC(test, "Run tests");
  171. module_param_named(test, radeon_testing, int, 0444);
  172. MODULE_PARM_DESC(connector_table, "Force connector table");
  173. module_param_named(connector_table, radeon_connector_table, int, 0444);
  174. MODULE_PARM_DESC(tv, "TV enable (0 = disable)");
  175. module_param_named(tv, radeon_tv, int, 0444);
  176. MODULE_PARM_DESC(audio, "Audio enable (1 = enable)");
  177. module_param_named(audio, radeon_audio, int, 0444);
  178. MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)");
  179. module_param_named(disp_priority, radeon_disp_priority, int, 0444);
  180. MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)");
  181. module_param_named(hw_i2c, radeon_hw_i2c, int, 0444);
  182. MODULE_PARM_DESC(pcie_gen2, "PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)");
  183. module_param_named(pcie_gen2, radeon_pcie_gen2, int, 0444);
  184. MODULE_PARM_DESC(msi, "MSI support (1 = enable, 0 = disable, -1 = auto)");
  185. module_param_named(msi, radeon_msi, int, 0444);
  186. MODULE_PARM_DESC(lockup_timeout, "GPU lockup timeout in ms (defaul 10000 = 10 seconds, 0 = disable)");
  187. module_param_named(lockup_timeout, radeon_lockup_timeout, int, 0444);
  188. static struct pci_device_id pciidlist[] = {
  189. radeon_PCI_IDS
  190. };
  191. MODULE_DEVICE_TABLE(pci, pciidlist);
  192. #ifdef CONFIG_DRM_RADEON_UMS
  193. static int radeon_suspend(struct drm_device *dev, pm_message_t state)
  194. {
  195. drm_radeon_private_t *dev_priv = dev->dev_private;
  196. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
  197. return 0;
  198. /* Disable *all* interrupts */
  199. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
  200. RADEON_WRITE(R500_DxMODE_INT_MASK, 0);
  201. RADEON_WRITE(RADEON_GEN_INT_CNTL, 0);
  202. return 0;
  203. }
  204. static int radeon_resume(struct drm_device *dev)
  205. {
  206. drm_radeon_private_t *dev_priv = dev->dev_private;
  207. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
  208. return 0;
  209. /* Restore interrupt registers */
  210. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
  211. RADEON_WRITE(R500_DxMODE_INT_MASK, dev_priv->r500_disp_irq_reg);
  212. RADEON_WRITE(RADEON_GEN_INT_CNTL, dev_priv->irq_enable_reg);
  213. return 0;
  214. }
  215. static const struct file_operations radeon_driver_old_fops = {
  216. .owner = THIS_MODULE,
  217. .open = drm_open,
  218. .release = drm_release,
  219. .unlocked_ioctl = drm_ioctl,
  220. .mmap = drm_mmap,
  221. .poll = drm_poll,
  222. .fasync = drm_fasync,
  223. .read = drm_read,
  224. #ifdef CONFIG_COMPAT
  225. .compat_ioctl = radeon_compat_ioctl,
  226. #endif
  227. .llseek = noop_llseek,
  228. };
  229. static struct drm_driver driver_old = {
  230. .driver_features =
  231. DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
  232. DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED,
  233. .dev_priv_size = sizeof(drm_radeon_buf_priv_t),
  234. .load = radeon_driver_load,
  235. .firstopen = radeon_driver_firstopen,
  236. .open = radeon_driver_open,
  237. .preclose = radeon_driver_preclose,
  238. .postclose = radeon_driver_postclose,
  239. .lastclose = radeon_driver_lastclose,
  240. .unload = radeon_driver_unload,
  241. .suspend = radeon_suspend,
  242. .resume = radeon_resume,
  243. .get_vblank_counter = radeon_get_vblank_counter,
  244. .enable_vblank = radeon_enable_vblank,
  245. .disable_vblank = radeon_disable_vblank,
  246. .master_create = radeon_master_create,
  247. .master_destroy = radeon_master_destroy,
  248. .irq_preinstall = radeon_driver_irq_preinstall,
  249. .irq_postinstall = radeon_driver_irq_postinstall,
  250. .irq_uninstall = radeon_driver_irq_uninstall,
  251. .irq_handler = radeon_driver_irq_handler,
  252. .ioctls = radeon_ioctls,
  253. .dma_ioctl = radeon_cp_buffers,
  254. .fops = &radeon_driver_old_fops,
  255. .name = DRIVER_NAME,
  256. .desc = DRIVER_DESC,
  257. .date = DRIVER_DATE,
  258. .major = DRIVER_MAJOR,
  259. .minor = DRIVER_MINOR,
  260. .patchlevel = DRIVER_PATCHLEVEL,
  261. };
  262. #endif
  263. static struct drm_driver kms_driver;
  264. static int radeon_kick_out_firmware_fb(struct pci_dev *pdev)
  265. {
  266. struct apertures_struct *ap;
  267. bool primary = false;
  268. ap = alloc_apertures(1);
  269. if (!ap)
  270. return -ENOMEM;
  271. ap->ranges[0].base = pci_resource_start(pdev, 0);
  272. ap->ranges[0].size = pci_resource_len(pdev, 0);
  273. #ifdef CONFIG_X86
  274. primary = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
  275. #endif
  276. remove_conflicting_framebuffers(ap, "radeondrmfb", primary);
  277. kfree(ap);
  278. return 0;
  279. }
  280. static int radeon_pci_probe(struct pci_dev *pdev,
  281. const struct pci_device_id *ent)
  282. {
  283. int ret;
  284. /* Get rid of things like offb */
  285. ret = radeon_kick_out_firmware_fb(pdev);
  286. if (ret)
  287. return ret;
  288. return drm_get_pci_dev(pdev, ent, &kms_driver);
  289. }
  290. static void
  291. radeon_pci_remove(struct pci_dev *pdev)
  292. {
  293. struct drm_device *dev = pci_get_drvdata(pdev);
  294. drm_put_dev(dev);
  295. }
  296. static int
  297. radeon_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  298. {
  299. struct drm_device *dev = pci_get_drvdata(pdev);
  300. return radeon_suspend_kms(dev, state);
  301. }
  302. static int
  303. radeon_pci_resume(struct pci_dev *pdev)
  304. {
  305. struct drm_device *dev = pci_get_drvdata(pdev);
  306. return radeon_resume_kms(dev);
  307. }
  308. static const struct file_operations radeon_driver_kms_fops = {
  309. .owner = THIS_MODULE,
  310. .open = drm_open,
  311. .release = drm_release,
  312. .unlocked_ioctl = drm_ioctl,
  313. .mmap = radeon_mmap,
  314. .poll = drm_poll,
  315. .fasync = drm_fasync,
  316. .read = drm_read,
  317. #ifdef CONFIG_COMPAT
  318. .compat_ioctl = radeon_kms_compat_ioctl,
  319. #endif
  320. };
  321. static struct drm_driver kms_driver = {
  322. .driver_features =
  323. DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
  324. DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED | DRIVER_GEM |
  325. DRIVER_PRIME,
  326. .dev_priv_size = 0,
  327. .load = radeon_driver_load_kms,
  328. .firstopen = radeon_driver_firstopen_kms,
  329. .open = radeon_driver_open_kms,
  330. .preclose = radeon_driver_preclose_kms,
  331. .postclose = radeon_driver_postclose_kms,
  332. .lastclose = radeon_driver_lastclose_kms,
  333. .unload = radeon_driver_unload_kms,
  334. .suspend = radeon_suspend_kms,
  335. .resume = radeon_resume_kms,
  336. .get_vblank_counter = radeon_get_vblank_counter_kms,
  337. .enable_vblank = radeon_enable_vblank_kms,
  338. .disable_vblank = radeon_disable_vblank_kms,
  339. .get_vblank_timestamp = radeon_get_vblank_timestamp_kms,
  340. .get_scanout_position = radeon_get_crtc_scanoutpos,
  341. #if defined(CONFIG_DEBUG_FS)
  342. .debugfs_init = radeon_debugfs_init,
  343. .debugfs_cleanup = radeon_debugfs_cleanup,
  344. #endif
  345. .irq_preinstall = radeon_driver_irq_preinstall_kms,
  346. .irq_postinstall = radeon_driver_irq_postinstall_kms,
  347. .irq_uninstall = radeon_driver_irq_uninstall_kms,
  348. .irq_handler = radeon_driver_irq_handler_kms,
  349. .ioctls = radeon_ioctls_kms,
  350. .gem_init_object = radeon_gem_object_init,
  351. .gem_free_object = radeon_gem_object_free,
  352. .gem_open_object = radeon_gem_object_open,
  353. .gem_close_object = radeon_gem_object_close,
  354. .dma_ioctl = radeon_dma_ioctl_kms,
  355. .dumb_create = radeon_mode_dumb_create,
  356. .dumb_map_offset = radeon_mode_dumb_mmap,
  357. .dumb_destroy = radeon_mode_dumb_destroy,
  358. .fops = &radeon_driver_kms_fops,
  359. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  360. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  361. .gem_prime_export = drm_gem_prime_export,
  362. .gem_prime_import = drm_gem_prime_import,
  363. .gem_prime_pin = radeon_gem_prime_pin,
  364. .gem_prime_get_sg_table = radeon_gem_prime_get_sg_table,
  365. .gem_prime_import_sg_table = radeon_gem_prime_import_sg_table,
  366. .gem_prime_vmap = radeon_gem_prime_vmap,
  367. .gem_prime_vunmap = radeon_gem_prime_vunmap,
  368. .name = DRIVER_NAME,
  369. .desc = DRIVER_DESC,
  370. .date = DRIVER_DATE,
  371. .major = KMS_DRIVER_MAJOR,
  372. .minor = KMS_DRIVER_MINOR,
  373. .patchlevel = KMS_DRIVER_PATCHLEVEL,
  374. };
  375. static struct drm_driver *driver;
  376. static struct pci_driver *pdriver;
  377. #ifdef CONFIG_DRM_RADEON_UMS
  378. static struct pci_driver radeon_pci_driver = {
  379. .name = DRIVER_NAME,
  380. .id_table = pciidlist,
  381. };
  382. #endif
  383. static struct pci_driver radeon_kms_pci_driver = {
  384. .name = DRIVER_NAME,
  385. .id_table = pciidlist,
  386. .probe = radeon_pci_probe,
  387. .remove = radeon_pci_remove,
  388. .suspend = radeon_pci_suspend,
  389. .resume = radeon_pci_resume,
  390. };
  391. static int __init radeon_init(void)
  392. {
  393. if (radeon_modeset == 1) {
  394. DRM_INFO("radeon kernel modesetting enabled.\n");
  395. driver = &kms_driver;
  396. pdriver = &radeon_kms_pci_driver;
  397. driver->driver_features |= DRIVER_MODESET;
  398. driver->num_ioctls = radeon_max_kms_ioctl;
  399. radeon_register_atpx_handler();
  400. } else {
  401. #ifdef CONFIG_DRM_RADEON_UMS
  402. DRM_INFO("radeon userspace modesetting enabled.\n");
  403. driver = &driver_old;
  404. pdriver = &radeon_pci_driver;
  405. driver->driver_features &= ~DRIVER_MODESET;
  406. driver->num_ioctls = radeon_max_ioctl;
  407. #else
  408. DRM_ERROR("No UMS support in radeon module!\n");
  409. return -EINVAL;
  410. #endif
  411. }
  412. /* let modprobe override vga console setting */
  413. return drm_pci_init(driver, pdriver);
  414. }
  415. static void __exit radeon_exit(void)
  416. {
  417. drm_pci_exit(driver, pdriver);
  418. radeon_unregister_atpx_handler();
  419. }
  420. module_init(radeon_init);
  421. module_exit(radeon_exit);
  422. MODULE_AUTHOR(DRIVER_AUTHOR);
  423. MODULE_DESCRIPTION(DRIVER_DESC);
  424. MODULE_LICENSE("GPL and additional rights");