qoriq-sec5.2-0.dtsi 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /*
  2. * QorIQ Sec/Crypto 5.2 device tree stub [ controller @ offset 0x300000 ]
  3. *
  4. * Copyright 2011-2012 Freescale Semiconductor Inc.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions are met:
  8. * * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * * Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * * Neither the name of Freescale Semiconductor nor the
  14. * names of its contributors may be used to endorse or promote products
  15. * derived from this software without specific prior written permission.
  16. *
  17. *
  18. * ALTERNATIVELY, this software may be distributed under the terms of the
  19. * GNU General Public License ("GPL") as published by the Free Software
  20. * Foundation, either version 2 of that License or (at your option) any
  21. * later version.
  22. *
  23. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
  24. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  27. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  28. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  29. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  30. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  31. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  32. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33. */
  34. crypto: crypto@300000 {
  35. compatible = "fsl,sec-v5.2", "fsl,sec-v5.0", "fsl,sec-v4.0";
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. reg = <0x300000 0x10000>;
  39. ranges = <0 0x300000 0x10000>;
  40. interrupts = <92 2 0 0>;
  41. sec_jr0: jr@1000 {
  42. compatible = "fsl,sec-v5.2-job-ring",
  43. "fsl,sec-v5.0-job-ring",
  44. "fsl,sec-v4.0-job-ring";
  45. reg = <0x1000 0x1000>;
  46. interrupts = <88 2 0 0>;
  47. };
  48. sec_jr1: jr@2000 {
  49. compatible = "fsl,sec-v5.2-job-ring",
  50. "fsl,sec-v5.0-job-ring",
  51. "fsl,sec-v4.0-job-ring";
  52. reg = <0x2000 0x1000>;
  53. interrupts = <89 2 0 0>;
  54. };
  55. sec_jr2: jr@3000 {
  56. compatible = "fsl,sec-v5.2-job-ring",
  57. "fsl,sec-v5.0-job-ring",
  58. "fsl,sec-v4.0-job-ring";
  59. reg = <0x3000 0x1000>;
  60. interrupts = <90 2 0 0>;
  61. };
  62. sec_jr3: jr@4000 {
  63. compatible = "fsl,sec-v5.2-job-ring",
  64. "fsl,sec-v5.0-job-ring",
  65. "fsl,sec-v4.0-job-ring";
  66. reg = <0x4000 0x1000>;
  67. interrupts = <91 2 0 0>;
  68. };
  69. rtic@6000 {
  70. compatible = "fsl,sec-v5.2-rtic",
  71. "fsl,sec-v5.0-rtic",
  72. "fsl,sec-v4.0-rtic";
  73. #address-cells = <1>;
  74. #size-cells = <1>;
  75. reg = <0x6000 0x100>;
  76. ranges = <0x0 0x6100 0xe00>;
  77. rtic_a: rtic-a@0 {
  78. compatible = "fsl,sec-v5.2-rtic-memory",
  79. "fsl,sec-v5.0-rtic-memory",
  80. "fsl,sec-v4.0-rtic-memory";
  81. reg = <0x00 0x20 0x100 0x80>;
  82. };
  83. rtic_b: rtic-b@20 {
  84. compatible = "fsl,sec-v5.2-rtic-memory",
  85. "fsl,sec-v5.0-rtic-memory",
  86. "fsl,sec-v4.0-rtic-memory";
  87. reg = <0x20 0x20 0x200 0x80>;
  88. };
  89. rtic_c: rtic-c@40 {
  90. compatible = "fsl,sec-v5.2-rtic-memory",
  91. "fsl,sec-v5.0-rtic-memory",
  92. "fsl,sec-v4.0-rtic-memory";
  93. reg = <0x40 0x20 0x300 0x80>;
  94. };
  95. rtic_d: rtic-d@60 {
  96. compatible = "fsl,sec-v5.2-rtic-memory",
  97. "fsl,sec-v5.0-rtic-memory",
  98. "fsl,sec-v4.0-rtic-memory";
  99. reg = <0x60 0x20 0x500 0x80>;
  100. };
  101. };
  102. };
  103. sec_mon: sec_mon@314000 {
  104. compatible = "fsl,sec-v5.2-mon", "fsl,sec-v5.0-mon", "fsl,sec-v4.0-mon";
  105. reg = <0x314000 0x1000>;
  106. interrupts = <93 2 0 0>;
  107. };