setup.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247
  1. /*
  2. * Copyright (C) 2000, 2001, 2002, 2003 Broadcom Corporation
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * as published by the Free Software Foundation; either version 2
  7. * of the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. */
  18. #include <linux/init.h>
  19. #include <linux/module.h>
  20. #include <linux/kernel.h>
  21. #include <linux/reboot.h>
  22. #include <linux/string.h>
  23. #include <asm/bootinfo.h>
  24. #include <asm/mipsregs.h>
  25. #include <asm/io.h>
  26. #include <asm/sibyte/sb1250.h>
  27. #include <asm/sibyte/sb1250_regs.h>
  28. #include <asm/sibyte/sb1250_scd.h>
  29. unsigned int sb1_pass;
  30. unsigned int soc_pass;
  31. unsigned int soc_type;
  32. EXPORT_SYMBOL(soc_type);
  33. unsigned int periph_rev;
  34. unsigned int zbbus_mhz;
  35. EXPORT_SYMBOL(zbbus_mhz);
  36. static char *soc_str;
  37. static char *pass_str;
  38. static unsigned int war_pass; /* XXXKW don't overload PASS defines? */
  39. static int __init setup_bcm1250(void)
  40. {
  41. int ret = 0;
  42. switch (soc_pass) {
  43. case K_SYS_REVISION_BCM1250_PASS1:
  44. periph_rev = 1;
  45. pass_str = "Pass 1";
  46. break;
  47. case K_SYS_REVISION_BCM1250_A10:
  48. periph_rev = 2;
  49. pass_str = "A8/A10";
  50. /* XXXKW different war_pass? */
  51. war_pass = K_SYS_REVISION_BCM1250_PASS2;
  52. break;
  53. case K_SYS_REVISION_BCM1250_PASS2_2:
  54. periph_rev = 2;
  55. pass_str = "B1";
  56. break;
  57. case K_SYS_REVISION_BCM1250_B2:
  58. periph_rev = 2;
  59. pass_str = "B2";
  60. war_pass = K_SYS_REVISION_BCM1250_PASS2_2;
  61. break;
  62. case K_SYS_REVISION_BCM1250_PASS3:
  63. periph_rev = 3;
  64. pass_str = "C0";
  65. break;
  66. case K_SYS_REVISION_BCM1250_C1:
  67. periph_rev = 3;
  68. pass_str = "C1";
  69. break;
  70. default:
  71. if (soc_pass < K_SYS_REVISION_BCM1250_PASS2_2) {
  72. periph_rev = 2;
  73. pass_str = "A0-A6";
  74. war_pass = K_SYS_REVISION_BCM1250_PASS2;
  75. } else {
  76. printk("Unknown BCM1250 rev %x\n", soc_pass);
  77. ret = 1;
  78. }
  79. break;
  80. }
  81. return ret;
  82. }
  83. int sb1250_m3_workaround_needed(void)
  84. {
  85. switch (soc_type) {
  86. case K_SYS_SOC_TYPE_BCM1250:
  87. case K_SYS_SOC_TYPE_BCM1250_ALT:
  88. case K_SYS_SOC_TYPE_BCM1250_ALT2:
  89. case K_SYS_SOC_TYPE_BCM1125:
  90. case K_SYS_SOC_TYPE_BCM1125H:
  91. return soc_pass < K_SYS_REVISION_BCM1250_C0;
  92. default:
  93. return 0;
  94. }
  95. }
  96. static int __init setup_bcm112x(void)
  97. {
  98. int ret = 0;
  99. switch (soc_pass) {
  100. case 0:
  101. /* Early build didn't have revid set */
  102. periph_rev = 3;
  103. pass_str = "A1";
  104. war_pass = K_SYS_REVISION_BCM112x_A1;
  105. break;
  106. case K_SYS_REVISION_BCM112x_A1:
  107. periph_rev = 3;
  108. pass_str = "A1";
  109. break;
  110. case K_SYS_REVISION_BCM112x_A2:
  111. periph_rev = 3;
  112. pass_str = "A2";
  113. break;
  114. case K_SYS_REVISION_BCM112x_A3:
  115. periph_rev = 3;
  116. pass_str = "A3";
  117. break;
  118. case K_SYS_REVISION_BCM112x_A4:
  119. periph_rev = 3;
  120. pass_str = "A4";
  121. break;
  122. case K_SYS_REVISION_BCM112x_B0:
  123. periph_rev = 3;
  124. pass_str = "B0";
  125. break;
  126. default:
  127. printk("Unknown %s rev %x\n", soc_str, soc_pass);
  128. ret = 1;
  129. }
  130. return ret;
  131. }
  132. /* Setup code likely to be common to all SiByte platforms */
  133. static int __init sys_rev_decode(void)
  134. {
  135. int ret = 0;
  136. war_pass = soc_pass;
  137. switch (soc_type) {
  138. case K_SYS_SOC_TYPE_BCM1250:
  139. case K_SYS_SOC_TYPE_BCM1250_ALT:
  140. case K_SYS_SOC_TYPE_BCM1250_ALT2:
  141. soc_str = "BCM1250";
  142. ret = setup_bcm1250();
  143. break;
  144. case K_SYS_SOC_TYPE_BCM1120:
  145. soc_str = "BCM1120";
  146. ret = setup_bcm112x();
  147. break;
  148. case K_SYS_SOC_TYPE_BCM1125:
  149. soc_str = "BCM1125";
  150. ret = setup_bcm112x();
  151. break;
  152. case K_SYS_SOC_TYPE_BCM1125H:
  153. soc_str = "BCM1125H";
  154. ret = setup_bcm112x();
  155. break;
  156. default:
  157. printk("Unknown SOC type %x\n", soc_type);
  158. ret = 1;
  159. break;
  160. }
  161. return ret;
  162. }
  163. void __init sb1250_setup(void)
  164. {
  165. uint64_t sys_rev;
  166. int plldiv;
  167. int bad_config = 0;
  168. sb1_pass = read_c0_prid() & 0xff;
  169. sys_rev = __raw_readq(IOADDR(A_SCD_SYSTEM_REVISION));
  170. soc_type = SYS_SOC_TYPE(sys_rev);
  171. soc_pass = G_SYS_REVISION(sys_rev);
  172. if (sys_rev_decode()) {
  173. printk("Restart after failure to identify SiByte chip\n");
  174. machine_restart(NULL);
  175. }
  176. plldiv = G_SYS_PLL_DIV(__raw_readq(IOADDR(A_SCD_SYSTEM_CFG)));
  177. zbbus_mhz = ((plldiv >> 1) * 50) + ((plldiv & 1) * 25);
  178. printk("Broadcom SiByte %s %s @ %d MHz (SB1 rev %d)\n",
  179. soc_str, pass_str, zbbus_mhz * 2, sb1_pass);
  180. printk("Board type: %s\n", get_system_type());
  181. switch (war_pass) {
  182. case K_SYS_REVISION_BCM1250_PASS1:
  183. #ifndef CONFIG_SB1_PASS_1_WORKAROUNDS
  184. printk("@@@@ This is a BCM1250 A0-A2 (Pass 1) board, "
  185. "and the kernel doesn't have the proper "
  186. "workarounds compiled in. @@@@\n");
  187. bad_config = 1;
  188. #endif
  189. break;
  190. case K_SYS_REVISION_BCM1250_PASS2:
  191. /* Pass 2 - easiest as default for now - so many numbers */
  192. #if !defined(CONFIG_SB1_PASS_2_WORKAROUNDS) || \
  193. !defined(CONFIG_SB1_PASS_2_1_WORKAROUNDS)
  194. printk("@@@@ This is a BCM1250 A3-A10 board, and the "
  195. "kernel doesn't have the proper workarounds "
  196. "compiled in. @@@@\n");
  197. bad_config = 1;
  198. #endif
  199. #ifdef CONFIG_CPU_HAS_PREFETCH
  200. printk("@@@@ Prefetches may be enabled in this kernel, "
  201. "but are buggy on this board. @@@@\n");
  202. bad_config = 1;
  203. #endif
  204. break;
  205. case K_SYS_REVISION_BCM1250_PASS2_2:
  206. #ifndef CONFIG_SB1_PASS_2_WORKAROUNDS
  207. printk("@@@@ This is a BCM1250 B1/B2. board, and the "
  208. "kernel doesn't have the proper workarounds "
  209. "compiled in. @@@@\n");
  210. bad_config = 1;
  211. #endif
  212. #if defined(CONFIG_SB1_PASS_2_1_WORKAROUNDS) || \
  213. !defined(CONFIG_CPU_HAS_PREFETCH)
  214. printk("@@@@ This is a BCM1250 B1/B2, but the kernel is "
  215. "conservatively configured for an 'A' stepping. "
  216. "@@@@\n");
  217. #endif
  218. break;
  219. default:
  220. break;
  221. }
  222. if (bad_config) {
  223. printk("Invalid configuration for this chip.\n");
  224. machine_restart(NULL);
  225. }
  226. }