rt3050.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "ralink,rt3050-soc", "ralink,rt3052-soc";
  5. cpus {
  6. cpu@0 {
  7. compatible = "mips,mips24KEc";
  8. };
  9. };
  10. chosen {
  11. bootargs = "console=ttyS0,57600 init=/init";
  12. };
  13. cpuintc: cpuintc@0 {
  14. #address-cells = <0>;
  15. #interrupt-cells = <1>;
  16. interrupt-controller;
  17. compatible = "mti,cpu-interrupt-controller";
  18. };
  19. palmbus@10000000 {
  20. compatible = "palmbus";
  21. reg = <0x10000000 0x200000>;
  22. ranges = <0x0 0x10000000 0x1FFFFF>;
  23. #address-cells = <1>;
  24. #size-cells = <1>;
  25. sysc@0 {
  26. compatible = "ralink,rt3052-sysc", "ralink,rt3050-sysc";
  27. reg = <0x0 0x100>;
  28. };
  29. timer@100 {
  30. compatible = "ralink,rt3052-wdt", "ralink,rt2880-wdt";
  31. reg = <0x100 0x100>;
  32. };
  33. intc: intc@200 {
  34. compatible = "ralink,rt3052-intc", "ralink,rt2880-intc";
  35. reg = <0x200 0x100>;
  36. interrupt-controller;
  37. #interrupt-cells = <1>;
  38. interrupt-parent = <&cpuintc>;
  39. interrupts = <2>;
  40. };
  41. memc@300 {
  42. compatible = "ralink,rt3052-memc", "ralink,rt3050-memc";
  43. reg = <0x300 0x100>;
  44. };
  45. gpio0: gpio@600 {
  46. compatible = "ralink,rt3052-gpio", "ralink,rt2880-gpio";
  47. reg = <0x600 0x34>;
  48. gpio-controller;
  49. #gpio-cells = <2>;
  50. ralink,ngpio = <24>;
  51. ralink,regs = [ 00 04 08 0c
  52. 20 24 28 2c
  53. 30 34 ];
  54. };
  55. gpio1: gpio@638 {
  56. compatible = "ralink,rt3052-gpio", "ralink,rt2880-gpio";
  57. reg = <0x638 0x24>;
  58. gpio-controller;
  59. #gpio-cells = <2>;
  60. ralink,ngpio = <16>;
  61. ralink,regs = [ 00 04 08 0c
  62. 10 14 18 1c
  63. 20 24 ];
  64. };
  65. gpio2: gpio@660 {
  66. compatible = "ralink,rt3052-gpio", "ralink,rt2880-gpio";
  67. reg = <0x660 0x24>;
  68. gpio-controller;
  69. #gpio-cells = <2>;
  70. ralink,ngpio = <12>;
  71. ralink,regs = [ 00 04 08 0c
  72. 10 14 18 1c
  73. 20 24 ];
  74. };
  75. uartlite@c00 {
  76. compatible = "ralink,rt3052-uart", "ralink,rt2880-uart", "ns16550a";
  77. reg = <0xc00 0x100>;
  78. interrupt-parent = <&intc>;
  79. interrupts = <12>;
  80. reg-shift = <2>;
  81. };
  82. };
  83. };