malta-time.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. /*
  2. * Carsten Langgaard, carstenl@mips.com
  3. * Copyright (C) 1999,2000 MIPS Technologies, Inc. All rights reserved.
  4. *
  5. * This program is free software; you can distribute it and/or modify it
  6. * under the terms of the GNU General Public License (Version 2) as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  12. * for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along
  15. * with this program; if not, write to the Free Software Foundation, Inc.,
  16. * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
  17. *
  18. * Setting up the clock on the MIPS boards.
  19. */
  20. #include <linux/types.h>
  21. #include <linux/i8253.h>
  22. #include <linux/init.h>
  23. #include <linux/kernel_stat.h>
  24. #include <linux/sched.h>
  25. #include <linux/spinlock.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/timex.h>
  28. #include <linux/mc146818rtc.h>
  29. #include <asm/mipsregs.h>
  30. #include <asm/mipsmtregs.h>
  31. #include <asm/hardirq.h>
  32. #include <asm/irq.h>
  33. #include <asm/div64.h>
  34. #include <asm/setup.h>
  35. #include <asm/time.h>
  36. #include <asm/mc146818-time.h>
  37. #include <asm/msc01_ic.h>
  38. #include <asm/gic.h>
  39. #include <asm/mips-boards/generic.h>
  40. #include <asm/mips-boards/prom.h>
  41. #include <asm/mips-boards/maltaint.h>
  42. unsigned long cpu_khz;
  43. int gic_frequency;
  44. static int mips_cpu_timer_irq;
  45. static int mips_cpu_perf_irq;
  46. extern int cp0_perfcount_irq;
  47. static void mips_timer_dispatch(void)
  48. {
  49. do_IRQ(mips_cpu_timer_irq);
  50. }
  51. static void mips_perf_dispatch(void)
  52. {
  53. do_IRQ(mips_cpu_perf_irq);
  54. }
  55. static unsigned int freqround(unsigned int freq, unsigned int amount)
  56. {
  57. freq += amount;
  58. freq -= freq % (amount*2);
  59. return freq;
  60. }
  61. /*
  62. * Estimate CPU and GIC frequencies.
  63. */
  64. static void __init estimate_frequencies(void)
  65. {
  66. unsigned long flags;
  67. unsigned int count, start;
  68. unsigned int giccount = 0, gicstart = 0;
  69. local_irq_save(flags);
  70. /* Start counter exactly on falling edge of update flag. */
  71. while (CMOS_READ(RTC_REG_A) & RTC_UIP);
  72. while (!(CMOS_READ(RTC_REG_A) & RTC_UIP));
  73. /* Initialize counters. */
  74. start = read_c0_count();
  75. if (gic_present)
  76. GICREAD(GIC_REG(SHARED, GIC_SH_COUNTER_31_00), gicstart);
  77. /* Read counter exactly on falling edge of update flag. */
  78. while (CMOS_READ(RTC_REG_A) & RTC_UIP);
  79. while (!(CMOS_READ(RTC_REG_A) & RTC_UIP));
  80. count = read_c0_count();
  81. if (gic_present)
  82. GICREAD(GIC_REG(SHARED, GIC_SH_COUNTER_31_00), giccount);
  83. local_irq_restore(flags);
  84. count -= start;
  85. if (gic_present)
  86. giccount -= gicstart;
  87. mips_hpt_frequency = count;
  88. if (gic_present)
  89. gic_frequency = giccount;
  90. }
  91. void read_persistent_clock(struct timespec *ts)
  92. {
  93. ts->tv_sec = mc146818_get_cmos_time();
  94. ts->tv_nsec = 0;
  95. }
  96. static void __init plat_perf_setup(void)
  97. {
  98. #ifdef MSC01E_INT_BASE
  99. if (cpu_has_veic) {
  100. set_vi_handler(MSC01E_INT_PERFCTR, mips_perf_dispatch);
  101. mips_cpu_perf_irq = MSC01E_INT_BASE + MSC01E_INT_PERFCTR;
  102. } else
  103. #endif
  104. if (cp0_perfcount_irq >= 0) {
  105. if (cpu_has_vint)
  106. set_vi_handler(cp0_perfcount_irq, mips_perf_dispatch);
  107. mips_cpu_perf_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq;
  108. #ifdef CONFIG_SMP
  109. irq_set_handler(mips_cpu_perf_irq, handle_percpu_irq);
  110. #endif
  111. }
  112. }
  113. unsigned int __cpuinit get_c0_compare_int(void)
  114. {
  115. #ifdef MSC01E_INT_BASE
  116. if (cpu_has_veic) {
  117. set_vi_handler(MSC01E_INT_CPUCTR, mips_timer_dispatch);
  118. mips_cpu_timer_irq = MSC01E_INT_BASE + MSC01E_INT_CPUCTR;
  119. } else
  120. #endif
  121. {
  122. if (cpu_has_vint)
  123. set_vi_handler(cp0_compare_irq, mips_timer_dispatch);
  124. mips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq;
  125. }
  126. return mips_cpu_timer_irq;
  127. }
  128. void __init plat_time_init(void)
  129. {
  130. unsigned int prid = read_c0_prid() & 0xffff00;
  131. unsigned int freq;
  132. estimate_frequencies();
  133. freq = mips_hpt_frequency;
  134. if ((prid != (PRID_COMP_MIPS | PRID_IMP_20KC)) &&
  135. (prid != (PRID_COMP_MIPS | PRID_IMP_25KF)))
  136. freq *= 2;
  137. freq = freqround(freq, 5000);
  138. pr_debug("CPU frequency %d.%02d MHz\n", freq/1000000,
  139. (freq%1000000)*100/1000000);
  140. cpu_khz = freq / 1000;
  141. if (gic_present) {
  142. freq = freqround(gic_frequency, 5000);
  143. pr_debug("GIC frequency %d.%02d MHz\n", freq/1000000,
  144. (freq%1000000)*100/1000000);
  145. gic_clocksource_init(gic_frequency);
  146. } else
  147. init_r4k_clocksource();
  148. #ifdef CONFIG_I8253
  149. /* Only Malta has a PIT. */
  150. setup_pit_timer();
  151. #endif
  152. mips_scroll_message();
  153. plat_perf_setup();
  154. }