Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: be055b2f89
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
mach-vexpress
/
include
/
mach
/
ct-ca9x4.h

ct-ca9x4.h 1.4 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647 
  1. #ifndef __MACH_CT_CA9X4_H
    2. 

  2. #define __MACH_CT_CA9X4_H
    3. 

  3. 

  4. /*
    5. 

  5.  * Physical base addresses
    6. 

  6.  */
    7. 

  7. #define CT_CA9X4_CLCDC		(0x10020000)
    8. 

  8. #define CT_CA9X4_AXIRAM		(0x10060000)
    9. 

  9. #define CT_CA9X4_DMC		(0x100e0000)
    10. 

  10. #define CT_CA9X4_SMC		(0x100e1000)
    11. 

  11. #define CT_CA9X4_SCC		(0x100e2000)
    12. 

  12. #define CT_CA9X4_SP804_TIMER	(0x100e4000)
    13. 

  13. #define CT_CA9X4_SP805_WDT	(0x100e5000)
    14. 

  14. #define CT_CA9X4_TZPC		(0x100e6000)
    15. 

  15. #define CT_CA9X4_GPIO		(0x100e8000)
    16. 

  16. #define CT_CA9X4_FASTAXI	(0x100e9000)
    17. 

  17. #define CT_CA9X4_SLOWAXI	(0x100ea000)
    18. 

  18. #define CT_CA9X4_TZASC		(0x100ec000)
    19. 

  19. #define CT_CA9X4_CORESIGHT	(0x10200000)
    20. 

  20. #define CT_CA9X4_MPIC		(0x1e000000)
    21. 

  21. #define CT_CA9X4_SYSTIMER	(0x1e004000)
    22. 

  22. #define CT_CA9X4_SYSWDT		(0x1e007000)
    23. 

  23. #define CT_CA9X4_L2CC		(0x1e00a000)
    24. 

  24. 

  25. #define A9_MPCORE_SCU		(CT_CA9X4_MPIC + 0x0000)
    26. 

  26. #define A9_MPCORE_GIC_CPU	(CT_CA9X4_MPIC + 0x0100)
    27. 

  27. #define A9_MPCORE_GIT		(CT_CA9X4_MPIC + 0x0200)
    28. 

  28. #define A9_MPCORE_TWD		(CT_CA9X4_MPIC + 0x0600)
    29. 

  29. #define A9_MPCORE_GIC_DIST	(CT_CA9X4_MPIC + 0x1000)
    30. 

  30. 

  31. /*
    32. 

  32.  * Interrupts.  Those in {} are for AMBA devices
    33. 

  33.  */
    34. 

  34. #define IRQ_CT_CA9X4_CLCDC	{ 76 }
    35. 

  35. #define IRQ_CT_CA9X4_DMC	{ 0 }
    36. 

  36. #define IRQ_CT_CA9X4_SMC	{ 77, 78 }
    37. 

  37. #define IRQ_CT_CA9X4_TIMER0	80
    38. 

  38. #define IRQ_CT_CA9X4_TIMER1	81
    39. 

  39. #define IRQ_CT_CA9X4_GPIO	{ 82 }
    40. 

  40. #define IRQ_CT_CA9X4_PMU_CPU0	92
    41. 

  41. #define IRQ_CT_CA9X4_PMU_CPU1	93
    42. 

  42. #define IRQ_CT_CA9X4_PMU_CPU2	94
    43. 

  43. #define IRQ_CT_CA9X4_PMU_CPU3	95
    44. 

  44. 

  45. extern struct ct_desc ct_ca9x4_desc;
    46. 

  46. 

  47. #endif
    48.