kirkwood.dtsi 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205
  1. /include/ "skeleton.dtsi"
  2. / {
  3. compatible = "marvell,kirkwood";
  4. interrupt-parent = <&intc>;
  5. aliases {
  6. gpio0 = &gpio0;
  7. gpio1 = &gpio1;
  8. };
  9. intc: interrupt-controller {
  10. compatible = "marvell,orion-intc", "marvell,intc";
  11. interrupt-controller;
  12. #interrupt-cells = <1>;
  13. reg = <0xf1020204 0x04>,
  14. <0xf1020214 0x04>;
  15. };
  16. ocp@f1000000 {
  17. compatible = "simple-bus";
  18. ranges = <0x00000000 0xf1000000 0x4000000
  19. 0xf5000000 0xf5000000 0x0000400>;
  20. #address-cells = <1>;
  21. #size-cells = <1>;
  22. core_clk: core-clocks@10030 {
  23. compatible = "marvell,kirkwood-core-clock";
  24. reg = <0x10030 0x4>;
  25. #clock-cells = <1>;
  26. };
  27. gpio0: gpio@10100 {
  28. compatible = "marvell,orion-gpio";
  29. #gpio-cells = <2>;
  30. gpio-controller;
  31. reg = <0x10100 0x40>;
  32. ngpios = <32>;
  33. interrupt-controller;
  34. #interrupt-cells = <2>;
  35. interrupts = <35>, <36>, <37>, <38>;
  36. };
  37. gpio1: gpio@10140 {
  38. compatible = "marvell,orion-gpio";
  39. #gpio-cells = <2>;
  40. gpio-controller;
  41. reg = <0x10140 0x40>;
  42. ngpios = <18>;
  43. interrupt-controller;
  44. #interrupt-cells = <2>;
  45. interrupts = <39>, <40>, <41>;
  46. };
  47. serial@12000 {
  48. compatible = "ns16550a";
  49. reg = <0x12000 0x100>;
  50. reg-shift = <2>;
  51. interrupts = <33>;
  52. clocks = <&gate_clk 7>;
  53. /* set clock-frequency in board dts */
  54. status = "disabled";
  55. };
  56. serial@12100 {
  57. compatible = "ns16550a";
  58. reg = <0x12100 0x100>;
  59. reg-shift = <2>;
  60. interrupts = <34>;
  61. clocks = <&gate_clk 7>;
  62. /* set clock-frequency in board dts */
  63. status = "disabled";
  64. };
  65. rtc@10300 {
  66. compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
  67. reg = <0x10300 0x20>;
  68. interrupts = <53>;
  69. };
  70. spi@10600 {
  71. compatible = "marvell,orion-spi";
  72. #address-cells = <1>;
  73. #size-cells = <0>;
  74. cell-index = <0>;
  75. interrupts = <23>;
  76. reg = <0x10600 0x28>;
  77. clocks = <&gate_clk 7>;
  78. status = "disabled";
  79. };
  80. gate_clk: clock-gating-control@2011c {
  81. compatible = "marvell,kirkwood-gating-clock";
  82. reg = <0x2011c 0x4>;
  83. clocks = <&core_clk 0>;
  84. #clock-cells = <1>;
  85. };
  86. wdt@20300 {
  87. compatible = "marvell,orion-wdt";
  88. reg = <0x20300 0x28>;
  89. clocks = <&gate_clk 7>;
  90. status = "okay";
  91. };
  92. xor@60800 {
  93. compatible = "marvell,orion-xor";
  94. reg = <0x60800 0x100
  95. 0x60A00 0x100>;
  96. status = "okay";
  97. clocks = <&gate_clk 8>;
  98. xor00 {
  99. interrupts = <5>;
  100. dmacap,memcpy;
  101. dmacap,xor;
  102. };
  103. xor01 {
  104. interrupts = <6>;
  105. dmacap,memcpy;
  106. dmacap,xor;
  107. dmacap,memset;
  108. };
  109. };
  110. xor@60900 {
  111. compatible = "marvell,orion-xor";
  112. reg = <0x60900 0x100
  113. 0xd0B00 0x100>;
  114. status = "okay";
  115. clocks = <&gate_clk 16>;
  116. xor00 {
  117. interrupts = <7>;
  118. dmacap,memcpy;
  119. dmacap,xor;
  120. };
  121. xor01 {
  122. interrupts = <8>;
  123. dmacap,memcpy;
  124. dmacap,xor;
  125. dmacap,memset;
  126. };
  127. };
  128. ehci@50000 {
  129. compatible = "marvell,orion-ehci";
  130. reg = <0x50000 0x1000>;
  131. interrupts = <19>;
  132. clocks = <&gate_clk 3>;
  133. status = "okay";
  134. };
  135. sata@80000 {
  136. compatible = "marvell,orion-sata";
  137. reg = <0x80000 0x5000>;
  138. interrupts = <21>;
  139. clocks = <&gate_clk 14>, <&gate_clk 15>;
  140. clock-names = "0", "1";
  141. status = "disabled";
  142. };
  143. nand@3000000 {
  144. #address-cells = <1>;
  145. #size-cells = <1>;
  146. cle = <0>;
  147. ale = <1>;
  148. bank-width = <1>;
  149. compatible = "marvell,orion-nand";
  150. reg = <0x3000000 0x400>;
  151. chip-delay = <25>;
  152. /* set partition map and/or chip-delay in board dts */
  153. clocks = <&gate_clk 7>;
  154. status = "disabled";
  155. };
  156. i2c@11000 {
  157. compatible = "marvell,mv64xxx-i2c";
  158. reg = <0x11000 0x20>;
  159. #address-cells = <1>;
  160. #size-cells = <0>;
  161. interrupts = <29>;
  162. clock-frequency = <100000>;
  163. clocks = <&gate_clk 7>;
  164. status = "disabled";
  165. };
  166. crypto@30000 {
  167. compatible = "marvell,orion-crypto";
  168. reg = <0x30000 0x10000>,
  169. <0xf5000000 0x800>;
  170. reg-names = "regs", "sram";
  171. interrupts = <22>;
  172. clocks = <&gate_clk 17>;
  173. status = "okay";
  174. };
  175. mvsdio@90000 {
  176. compatible = "marvell,orion-sdio";
  177. reg = <0x90000 0x200>;
  178. interrupts = <28>;
  179. clocks = <&gate_clk 4>;
  180. status = "disabled";
  181. };
  182. };
  183. };