exynos5250-smdk5250.dts 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234
  1. /*
  2. * SAMSUNG SMDK5250 board device tree source
  3. *
  4. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. /dts-v1/;
  12. /include/ "exynos5250.dtsi"
  13. / {
  14. model = "SAMSUNG SMDK5250 board based on EXYNOS5250";
  15. compatible = "samsung,smdk5250", "samsung,exynos5250";
  16. aliases {
  17. };
  18. memory {
  19. reg = <0x40000000 0x80000000>;
  20. };
  21. chosen {
  22. bootargs = "root=/dev/ram0 rw ramdisk=8192 initrd=0x41000000,8M console=ttySAC2,115200 init=/linuxrc";
  23. };
  24. i2c@12C60000 {
  25. samsung,i2c-sda-delay = <100>;
  26. samsung,i2c-max-bus-freq = <20000>;
  27. gpios = <&gpb3 0 2 3 0>,
  28. <&gpb3 1 2 3 0>;
  29. eeprom@50 {
  30. compatible = "samsung,s524ad0xd1";
  31. reg = <0x50>;
  32. };
  33. };
  34. i2c@12C70000 {
  35. samsung,i2c-sda-delay = <100>;
  36. samsung,i2c-max-bus-freq = <20000>;
  37. gpios = <&gpb3 2 2 3 0>,
  38. <&gpb3 3 2 3 0>;
  39. eeprom@51 {
  40. compatible = "samsung,s524ad0xd1";
  41. reg = <0x51>;
  42. };
  43. wm8994: wm8994@1a {
  44. compatible = "wlf,wm8994";
  45. reg = <0x1a>;
  46. };
  47. };
  48. i2c@121D0000 {
  49. samsung,i2c-sda-delay = <100>;
  50. samsung,i2c-max-bus-freq = <40000>;
  51. samsung,i2c-slave-addr = <0x38>;
  52. sata-phy {
  53. compatible = "samsung,sata-phy";
  54. reg = <0x38>;
  55. };
  56. };
  57. sata@122F0000 {
  58. samsung,sata-freq = <66>;
  59. };
  60. i2c@12C80000 {
  61. samsung,i2c-sda-delay = <100>;
  62. samsung,i2c-max-bus-freq = <66000>;
  63. gpios = <&gpa0 6 3 3 0>,
  64. <&gpa0 7 3 3 0>;
  65. hdmiddc@50 {
  66. compatible = "samsung,exynos5-hdmiddc";
  67. reg = <0x50>;
  68. };
  69. };
  70. i2c@12C90000 {
  71. status = "disabled";
  72. };
  73. i2c@12CA0000 {
  74. status = "disabled";
  75. };
  76. i2c@12CB0000 {
  77. status = "disabled";
  78. };
  79. i2c@12CC0000 {
  80. status = "disabled";
  81. };
  82. i2c@12CD0000 {
  83. status = "disabled";
  84. };
  85. i2c@12CE0000 {
  86. samsung,i2c-sda-delay = <100>;
  87. samsung,i2c-max-bus-freq = <66000>;
  88. hdmiphy@38 {
  89. compatible = "samsung,exynos5-hdmiphy";
  90. reg = <0x38>;
  91. };
  92. };
  93. dwmmc0@12200000 {
  94. num-slots = <1>;
  95. supports-highspeed;
  96. broken-cd;
  97. fifo-depth = <0x80>;
  98. card-detect-delay = <200>;
  99. samsung,dw-mshc-ciu-div = <3>;
  100. samsung,dw-mshc-sdr-timing = <2 3>;
  101. samsung,dw-mshc-ddr-timing = <1 2>;
  102. slot@0 {
  103. reg = <0>;
  104. bus-width = <8>;
  105. gpios = <&gpc0 0 2 0 3>, <&gpc0 1 2 0 3>,
  106. <&gpc1 0 2 3 3>, <&gpc1 1 2 3 3>,
  107. <&gpc1 2 2 3 3>, <&gpc1 3 2 3 3>,
  108. <&gpc0 3 2 3 3>, <&gpc0 4 2 3 3>,
  109. <&gpc0 5 2 3 3>, <&gpc0 6 2 3 3>;
  110. };
  111. };
  112. dwmmc1@12210000 {
  113. status = "disabled";
  114. };
  115. dwmmc2@12220000 {
  116. num-slots = <1>;
  117. supports-highspeed;
  118. fifo-depth = <0x80>;
  119. card-detect-delay = <200>;
  120. samsung,dw-mshc-ciu-div = <3>;
  121. samsung,dw-mshc-sdr-timing = <2 3>;
  122. samsung,dw-mshc-ddr-timing = <1 2>;
  123. slot@0 {
  124. reg = <0>;
  125. bus-width = <4>;
  126. samsung,cd-pinmux-gpio = <&gpc3 2 2 3 3>;
  127. disable-wp;
  128. gpios = <&gpc3 0 2 0 3>, <&gpc3 1 2 0 3>,
  129. <&gpc3 3 2 3 3>, <&gpc3 4 2 3 3>,
  130. <&gpc3 5 2 3 3>, <&gpc3 6 2 3 3>,
  131. <&gpc4 3 3 3 3>, <&gpc4 3 3 3 3>,
  132. <&gpc4 5 3 3 3>, <&gpc4 6 3 3 3>;
  133. };
  134. };
  135. dwmmc3@12230000 {
  136. status = "disabled";
  137. };
  138. spi_0: spi@12d20000 {
  139. status = "disabled";
  140. };
  141. spi_1: spi@12d30000 {
  142. gpios = <&gpa2 4 2 3 0>,
  143. <&gpa2 6 2 3 0>,
  144. <&gpa2 7 2 3 0>;
  145. w25q80bw@0 {
  146. #address-cells = <1>;
  147. #size-cells = <1>;
  148. compatible = "w25x80";
  149. reg = <0>;
  150. spi-max-frequency = <1000000>;
  151. controller-data {
  152. cs-gpio = <&gpa2 5 1 0 3>;
  153. samsung,spi-feedback-delay = <0>;
  154. };
  155. partition@0 {
  156. label = "U-Boot";
  157. reg = <0x0 0x40000>;
  158. read-only;
  159. };
  160. partition@40000 {
  161. label = "Kernel";
  162. reg = <0x40000 0xc0000>;
  163. };
  164. };
  165. };
  166. spi_2: spi@12d40000 {
  167. status = "disabled";
  168. };
  169. hdmi {
  170. hpd-gpio = <&gpx3 7 0xf 1 3>;
  171. };
  172. codec@11000000 {
  173. samsung,mfc-r = <0x43000000 0x800000>;
  174. samsung,mfc-l = <0x51000000 0x800000>;
  175. };
  176. i2s0: i2s@03830000 {
  177. gpios = <&gpz 0 2 0 0>, <&gpz 1 2 0 0>, <&gpz 2 2 0 0>,
  178. <&gpz 3 2 0 0>, <&gpz 4 2 0 0>, <&gpz 5 2 0 0>,
  179. <&gpz 6 2 0 0>;
  180. };
  181. i2s1: i2s@12D60000 {
  182. status = "disabled";
  183. };
  184. i2s2: i2s@12D70000 {
  185. status = "disabled";
  186. };
  187. sound {
  188. compatible = "samsung,smdk-wm8994";
  189. samsung,i2s-controller = <&i2s0>;
  190. samsung,audio-codec = <&wm8994>;
  191. };
  192. };