timer.txt 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738
  1. * MSM Timer
  2. Properties:
  3. - compatible : Should at least contain "qcom,msm-timer". More specific
  4. properties such as "qcom,msm-gpt" and "qcom,msm-dgt" specify a general
  5. purpose timer and a debug timer respectively.
  6. - interrupts : Interrupt indicating a match event.
  7. - reg : Specifies the base address of the timer registers. The second region
  8. specifies an optional register used to configure the clock divider.
  9. - clock-frequency : The frequency of the timer in Hz.
  10. Optional:
  11. - cpu-offset : per-cpu offset used when the timer is accessed without the
  12. CPU remapping facilities. The offset is cpu-offset * cpu-nr.
  13. Example:
  14. timer@200a004 {
  15. compatible = "qcom,msm-gpt", "qcom,msm-timer";
  16. interrupts = <1 2 0x301>;
  17. reg = <0x0200a004 0x10>;
  18. clock-frequency = <32768>;
  19. cpu-offset = <0x40000>;
  20. };
  21. timer@200a024 {
  22. compatible = "qcom,msm-dgt", "qcom,msm-timer";
  23. interrupts = <1 3 0x301>;
  24. reg = <0x0200a024 0x10>,
  25. <0x0200a034 0x4>;
  26. clock-frequency = <6750000>;
  27. cpu-offset = <0x40000>;
  28. };