ad1938.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652
  1. /*
  2. * File: sound/soc/codecs/ad1938.c
  3. * Author: Barry Song <Barry.Song@analog.com>
  4. *
  5. * Created: June 04 2009
  6. * Description: Driver for AD1938 sound chip
  7. *
  8. * Modified:
  9. * Copyright 2009 Analog Devices Inc.
  10. *
  11. * Bugs: Enter bugs at http://blackfin.uclinux.org/
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License as published by
  15. * the Free Software Foundation; either version 2 of the License, or
  16. * (at your option) any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, see the file COPYING, or write
  25. * to the Free Software Foundation, Inc.,
  26. * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  27. */
  28. #include <linux/init.h>
  29. #include <linux/module.h>
  30. #include <linux/version.h>
  31. #include <linux/kernel.h>
  32. #include <linux/device.h>
  33. #include <sound/core.h>
  34. #include <sound/pcm.h>
  35. #include <sound/pcm_params.h>
  36. #include <sound/initval.h>
  37. #include <sound/soc.h>
  38. #include <sound/tlv.h>
  39. #include <sound/soc-dapm.h>
  40. #include <linux/spi/spi.h>
  41. #include "ad1938.h"
  42. /* codec private data */
  43. struct ad1938_priv {
  44. struct snd_soc_codec codec;
  45. u8 reg_cache[AD1938_NUM_REGS];
  46. };
  47. static struct snd_soc_codec *ad1938_codec;
  48. struct snd_soc_codec_device soc_codec_dev_ad1938;
  49. static int ad1938_register(struct ad1938_priv *ad1938);
  50. static void ad1938_unregister(struct ad1938_priv *ad1938);
  51. /*
  52. * AD1938 volume/mute/de-emphasis etc. controls
  53. */
  54. static const char *ad1938_deemp[] = {"None", "48kHz", "44.1kHz", "32kHz"};
  55. static const struct soc_enum ad1938_deemp_enum =
  56. SOC_ENUM_SINGLE(AD1938_DAC_CTRL2, 1, 4, ad1938_deemp);
  57. static const struct snd_kcontrol_new ad1938_snd_controls[] = {
  58. /* DAC volume control */
  59. SOC_DOUBLE_R("DAC1 Volume", AD1938_DAC_L1_VOL,
  60. AD1938_DAC_R1_VOL, 0, 0xFF, 1),
  61. SOC_DOUBLE_R("DAC2 Volume", AD1938_DAC_L2_VOL,
  62. AD1938_DAC_R2_VOL, 0, 0xFF, 1),
  63. SOC_DOUBLE_R("DAC3 Volume", AD1938_DAC_L3_VOL,
  64. AD1938_DAC_R3_VOL, 0, 0xFF, 1),
  65. SOC_DOUBLE_R("DAC4 Volume", AD1938_DAC_L4_VOL,
  66. AD1938_DAC_R4_VOL, 0, 0xFF, 1),
  67. /* ADC switch control */
  68. SOC_DOUBLE("ADC1 Switch", AD1938_ADC_CTRL0, AD1938_ADCL1_MUTE, AD1938_ADCR1_MUTE, 1, 1),
  69. SOC_DOUBLE("ADC2 Switch", AD1938_ADC_CTRL0, AD1938_ADCL2_MUTE, AD1938_ADCR2_MUTE, 1, 1),
  70. /* DAC switch control */
  71. SOC_DOUBLE("DAC1 Switch", AD1938_DAC_CHNL_MUTE, AD1938_DACL1_MUTE, AD1938_DACR1_MUTE, 1, 1),
  72. SOC_DOUBLE("DAC2 Switch", AD1938_DAC_CHNL_MUTE, AD1938_DACL2_MUTE, AD1938_DACR2_MUTE, 1, 1),
  73. SOC_DOUBLE("DAC3 Switch", AD1938_DAC_CHNL_MUTE, AD1938_DACL3_MUTE, AD1938_DACR3_MUTE, 1, 1),
  74. SOC_DOUBLE("DAC4 Switch", AD1938_DAC_CHNL_MUTE, AD1938_DACL4_MUTE, AD1938_DACR4_MUTE, 1, 1),
  75. /* ADC high-pass filter */
  76. SOC_SINGLE("ADC High Pass Filter Switch", AD1938_ADC_CTRL0,
  77. AD1938_ADC_HIGHPASS_FILTER, 1, 0),
  78. /* DAC de-emphasis */
  79. SOC_ENUM("Playback Deemphasis", ad1938_deemp_enum),
  80. };
  81. static const struct snd_soc_dapm_widget ad1938_dapm_widgets[] = {
  82. SND_SOC_DAPM_DAC("DAC", "Playback", AD1938_DAC_CTRL0, 0, 1),
  83. SND_SOC_DAPM_ADC("ADC", "Capture", SND_SOC_NOPM, 0, 0),
  84. SND_SOC_DAPM_SUPPLY("ADC_PWR", AD1938_ADC_CTRL0, 0, 1, NULL, 0),
  85. };
  86. static const struct snd_soc_dapm_route audio_paths[] = {
  87. { "DAC", NULL, "ADC_PWR" },
  88. { "ADC", NULL, "ADC_PWR" },
  89. };
  90. /*
  91. * DAI ops entries
  92. */
  93. static int ad1938_mute(struct snd_soc_dai *dai, int mute)
  94. {
  95. struct snd_soc_codec *codec = dai->codec;
  96. int reg;
  97. reg = codec->read(codec, AD1938_DAC_CTRL2);
  98. reg = (mute > 0) ? reg | AD1938_DAC_MASTER_MUTE : reg & (~AD1938_DAC_MASTER_MUTE);
  99. codec->write(codec, AD1938_DAC_CTRL2, reg);
  100. return 0;
  101. }
  102. static inline int ad1938_pll_powerctrl(struct snd_soc_codec *codec, int cmd)
  103. {
  104. int reg = codec->read(codec, AD1938_PLL_CLK_CTRL0);
  105. reg = (cmd > 0) ? reg & (~AD1938_PLL_POWERDOWN) : reg | AD1938_PLL_POWERDOWN;
  106. codec->write(codec, AD1938_PLL_CLK_CTRL0, reg);
  107. return 0;
  108. }
  109. static int ad1938_set_tdm_slot(struct snd_soc_dai *dai,
  110. unsigned int mask, int slots)
  111. {
  112. struct snd_soc_codec *codec = dai->codec;
  113. int dac_reg = codec->read(codec, AD1938_DAC_CTRL1);
  114. int adc_reg = codec->read(codec, AD1938_ADC_CTRL2);
  115. dac_reg &= ~AD1938_DAC_CHAN_MASK;
  116. adc_reg &= ~AD1938_ADC_CHAN_MASK;
  117. switch (slots) {
  118. case 2:
  119. dac_reg |= AD1938_DAC_2_CHANNELS << AD1938_DAC_CHAN_SHFT;
  120. adc_reg |= AD1938_ADC_2_CHANNELS << AD1938_ADC_CHAN_SHFT;
  121. break;
  122. case 4:
  123. dac_reg |= AD1938_DAC_4_CHANNELS << AD1938_DAC_CHAN_SHFT;
  124. adc_reg |= AD1938_ADC_4_CHANNELS << AD1938_ADC_CHAN_SHFT;
  125. break;
  126. case 8:
  127. dac_reg |= AD1938_DAC_8_CHANNELS << AD1938_DAC_CHAN_SHFT;
  128. adc_reg |= AD1938_ADC_8_CHANNELS << AD1938_ADC_CHAN_SHFT;
  129. break;
  130. case 16:
  131. dac_reg |= AD1938_DAC_16_CHANNELS << AD1938_DAC_CHAN_SHFT;
  132. adc_reg |= AD1938_ADC_16_CHANNELS << AD1938_ADC_CHAN_SHFT;
  133. break;
  134. default:
  135. return -EINVAL;
  136. }
  137. codec->write(codec, AD1938_DAC_CTRL1, dac_reg);
  138. codec->write(codec, AD1938_ADC_CTRL2, adc_reg);
  139. return 0;
  140. }
  141. static int ad1938_set_dai_fmt(struct snd_soc_dai *codec_dai,
  142. unsigned int fmt)
  143. {
  144. struct snd_soc_codec *codec = codec_dai->codec;
  145. int adc_reg, dac_reg;
  146. adc_reg = codec->read(codec, AD1938_ADC_CTRL2);
  147. dac_reg = codec->read(codec, AD1938_DAC_CTRL1);
  148. /* At present, the driver only support AUX ADC mode(SND_SOC_DAIFMT_I2S with TDM)
  149. * and ADC&DAC TDM mode(SND_SOC_DAIFMT_DSP_A)
  150. */
  151. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  152. case SND_SOC_DAIFMT_I2S:
  153. adc_reg &= ~AD1938_ADC_SERFMT_MASK;
  154. adc_reg |= AD1938_ADC_SERFMT_TDM;
  155. break;
  156. case SND_SOC_DAIFMT_DSP_A:
  157. adc_reg &= ~AD1938_ADC_SERFMT_MASK;
  158. adc_reg |= AD1938_ADC_SERFMT_AUX;
  159. break;
  160. default:
  161. return -EINVAL;
  162. }
  163. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  164. case SND_SOC_DAIFMT_NB_NF: /* normal bit clock + frame */
  165. adc_reg &= ~AD1938_ADC_LEFT_HIGH;
  166. adc_reg &= ~AD1938_ADC_BCLK_INV;
  167. dac_reg &= ~AD1938_DAC_LEFT_HIGH;
  168. dac_reg &= ~AD1938_DAC_BCLK_INV;
  169. break;
  170. case SND_SOC_DAIFMT_NB_IF: /* normal bclk + invert frm */
  171. adc_reg |= AD1938_ADC_LEFT_HIGH;
  172. adc_reg &= ~AD1938_ADC_BCLK_INV;
  173. dac_reg |= AD1938_DAC_LEFT_HIGH;
  174. dac_reg &= ~AD1938_DAC_BCLK_INV;
  175. break;
  176. case SND_SOC_DAIFMT_IB_NF: /* invert bclk + normal frm */
  177. adc_reg &= ~AD1938_ADC_LEFT_HIGH;
  178. adc_reg |= AD1938_ADC_BCLK_INV;
  179. dac_reg &= ~AD1938_DAC_LEFT_HIGH;
  180. dac_reg |= AD1938_DAC_BCLK_INV;
  181. break;
  182. case SND_SOC_DAIFMT_IB_IF: /* invert bclk + frm */
  183. adc_reg |= AD1938_ADC_LEFT_HIGH;
  184. adc_reg |= AD1938_ADC_BCLK_INV;
  185. dac_reg |= AD1938_DAC_LEFT_HIGH;
  186. dac_reg |= AD1938_DAC_BCLK_INV;
  187. break;
  188. default:
  189. return -EINVAL;
  190. }
  191. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  192. case SND_SOC_DAIFMT_CBM_CFM: /* codec clk & frm master */
  193. adc_reg |= AD1938_ADC_LCR_MASTER;
  194. adc_reg |= AD1938_ADC_BCLK_MASTER;
  195. dac_reg |= AD1938_DAC_LCR_MASTER;
  196. dac_reg |= AD1938_DAC_BCLK_MASTER;
  197. break;
  198. case SND_SOC_DAIFMT_CBS_CFM: /* codec clk slave & frm master */
  199. adc_reg |= AD1938_ADC_LCR_MASTER;
  200. adc_reg &= ~AD1938_ADC_BCLK_MASTER;
  201. dac_reg |= AD1938_DAC_LCR_MASTER;
  202. dac_reg &= ~AD1938_DAC_BCLK_MASTER;
  203. break;
  204. case SND_SOC_DAIFMT_CBM_CFS: /* codec clk master & frame slave */
  205. adc_reg &= ~AD1938_ADC_LCR_MASTER;
  206. adc_reg |= AD1938_ADC_BCLK_MASTER;
  207. dac_reg &= ~AD1938_DAC_LCR_MASTER;
  208. dac_reg |= AD1938_DAC_BCLK_MASTER;
  209. break;
  210. case SND_SOC_DAIFMT_CBS_CFS: /* codec clk & frm slave */
  211. adc_reg &= ~AD1938_ADC_LCR_MASTER;
  212. adc_reg &= ~AD1938_ADC_BCLK_MASTER;
  213. dac_reg &= ~AD1938_DAC_LCR_MASTER;
  214. dac_reg &= ~AD1938_DAC_BCLK_MASTER;
  215. break;
  216. default:
  217. return -EINVAL;
  218. }
  219. codec->write(codec, AD1938_ADC_CTRL2, adc_reg);
  220. codec->write(codec, AD1938_DAC_CTRL1, dac_reg);
  221. return 0;
  222. }
  223. static int ad1938_hw_params(struct snd_pcm_substream *substream,
  224. struct snd_pcm_hw_params *params,
  225. struct snd_soc_dai *dai)
  226. {
  227. int word_len = 0, reg = 0;
  228. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  229. struct snd_soc_device *socdev = rtd->socdev;
  230. struct snd_soc_codec *codec = socdev->card->codec;
  231. /* bit size */
  232. switch (params_format(params)) {
  233. case SNDRV_PCM_FORMAT_S16_LE:
  234. word_len = 3;
  235. break;
  236. case SNDRV_PCM_FORMAT_S20_3LE:
  237. word_len = 1;
  238. break;
  239. case SNDRV_PCM_FORMAT_S24_LE:
  240. case SNDRV_PCM_FORMAT_S32_LE:
  241. word_len = 0;
  242. break;
  243. }
  244. reg = codec->read(codec, AD1938_DAC_CTRL2);
  245. reg = (reg & (~AD1938_DAC_WORD_LEN_MASK)) | word_len;
  246. codec->write(codec, AD1938_DAC_CTRL2, reg);
  247. reg = codec->read(codec, AD1938_ADC_CTRL1);
  248. reg = (reg & (~AD1938_ADC_WORD_LEN_MASK)) | word_len;
  249. codec->write(codec, AD1938_ADC_CTRL1, reg);
  250. return 0;
  251. }
  252. static int ad1938_set_bias_level(struct snd_soc_codec *codec,
  253. enum snd_soc_bias_level level)
  254. {
  255. switch (level) {
  256. case SND_SOC_BIAS_ON:
  257. ad1938_pll_powerctrl(codec, 1);
  258. break;
  259. case SND_SOC_BIAS_PREPARE:
  260. break;
  261. case SND_SOC_BIAS_STANDBY:
  262. case SND_SOC_BIAS_OFF:
  263. ad1938_pll_powerctrl(codec, 0);
  264. break;
  265. }
  266. codec->bias_level = level;
  267. return 0;
  268. }
  269. /*
  270. * interface to read/write ad1938 register
  271. */
  272. #define AD1938_SPI_ADDR 0x4
  273. #define AD1938_SPI_READ 0x1
  274. #define AD1938_SPI_BUFLEN 3
  275. /*
  276. * write to the ad1938 register space
  277. */
  278. static int ad1938_write_reg(struct snd_soc_codec *codec, unsigned int reg,
  279. unsigned int value)
  280. {
  281. u8 *reg_cache = codec->reg_cache;
  282. int ret = 0;
  283. if (value != reg_cache[reg]) {
  284. uint8_t buf[AD1938_SPI_BUFLEN];
  285. struct spi_transfer t = {
  286. .tx_buf = buf,
  287. .len = AD1938_SPI_BUFLEN,
  288. };
  289. struct spi_message m;
  290. buf[0] = AD1938_SPI_ADDR << 1;
  291. buf[1] = reg;
  292. buf[2] = value;
  293. spi_message_init(&m);
  294. spi_message_add_tail(&t, &m);
  295. ret = spi_sync(codec->control_data, &m);
  296. if (ret == 0)
  297. reg_cache[reg] = value;
  298. }
  299. return ret;
  300. }
  301. /*
  302. * read from the ad1938 register space cache
  303. */
  304. static unsigned int ad1938_read_reg_cache(struct snd_soc_codec *codec,
  305. unsigned int reg)
  306. {
  307. u8 *reg_cache = codec->reg_cache;
  308. if (reg >= codec->reg_cache_size)
  309. return -EINVAL;
  310. return reg_cache[reg];
  311. }
  312. /*
  313. * read from the ad1938 register space
  314. */
  315. static unsigned int ad1938_read_reg(struct snd_soc_codec *codec, unsigned int reg)
  316. {
  317. char w_buf[AD1938_SPI_BUFLEN];
  318. char r_buf[AD1938_SPI_BUFLEN];
  319. int ret;
  320. struct spi_transfer t = {
  321. .tx_buf = w_buf,
  322. .rx_buf = r_buf,
  323. .len = AD1938_SPI_BUFLEN,
  324. };
  325. struct spi_message m;
  326. w_buf[0] = (AD1938_SPI_ADDR << 1) | AD1938_SPI_READ;
  327. w_buf[1] = reg;
  328. w_buf[2] = 0;
  329. spi_message_init(&m);
  330. spi_message_add_tail(&t, &m);
  331. ret = spi_sync(codec->control_data, &m);
  332. if (ret == 0)
  333. return r_buf[2];
  334. else
  335. return -EIO;
  336. }
  337. static int ad1938_fill_cache(struct snd_soc_codec *codec)
  338. {
  339. int i;
  340. u8 *reg_cache = codec->reg_cache;
  341. struct spi_device *spi = codec->control_data;
  342. for (i = 0; i < codec->reg_cache_size; i++) {
  343. int ret = ad1938_read_reg(codec, i);
  344. if (ret == -EIO) {
  345. dev_err(&spi->dev, "AD1938 SPI read failure\n");
  346. return ret;
  347. }
  348. reg_cache[i] = ret;
  349. }
  350. return 0;
  351. }
  352. static int __devinit ad1938_spi_probe(struct spi_device *spi)
  353. {
  354. struct snd_soc_codec *codec;
  355. struct ad1938_priv *ad1938;
  356. ad1938 = kzalloc(sizeof(struct ad1938_priv), GFP_KERNEL);
  357. if (ad1938 == NULL)
  358. return -ENOMEM;
  359. codec = &ad1938->codec;
  360. codec->control_data = spi;
  361. codec->dev = &spi->dev;
  362. dev_set_drvdata(&spi->dev, ad1938);
  363. return ad1938_register(ad1938);
  364. }
  365. static int __devexit ad1938_spi_remove(struct spi_device *spi)
  366. {
  367. struct ad1938_priv *ad1938 = dev_get_drvdata(&spi->dev);
  368. ad1938_unregister(ad1938);
  369. return 0;
  370. }
  371. static struct spi_driver ad1938_spi_driver = {
  372. .driver = {
  373. .name = "ad1938-spi",
  374. .bus = &spi_bus_type,
  375. .owner = THIS_MODULE,
  376. },
  377. .probe = ad1938_spi_probe,
  378. .remove = __devexit_p(ad1938_spi_remove),
  379. };
  380. static struct snd_soc_dai_ops ad1938_dai_ops = {
  381. .hw_params = ad1938_hw_params,
  382. .digital_mute = ad1938_mute,
  383. .set_tdm_slot = ad1938_set_tdm_slot,
  384. .set_fmt = ad1938_set_dai_fmt,
  385. };
  386. /* codec DAI instance */
  387. struct snd_soc_dai ad1938_dai = {
  388. .name = "AD1938",
  389. .playback = {
  390. .stream_name = "Playback",
  391. .channels_min = 2,
  392. .channels_max = 8,
  393. .rates = SNDRV_PCM_RATE_48000,
  394. .formats = SNDRV_PCM_FMTBIT_S32_LE | SNDRV_PCM_FMTBIT_S16_LE |
  395. SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE,
  396. },
  397. .capture = {
  398. .stream_name = "Capture",
  399. .channels_min = 2,
  400. .channels_max = 4,
  401. .rates = SNDRV_PCM_RATE_48000,
  402. .formats = SNDRV_PCM_FMTBIT_S32_LE | SNDRV_PCM_FMTBIT_S16_LE |
  403. SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE,
  404. },
  405. .ops = &ad1938_dai_ops,
  406. };
  407. EXPORT_SYMBOL_GPL(ad1938_dai);
  408. static int ad1938_register(struct ad1938_priv *ad1938)
  409. {
  410. int ret;
  411. struct snd_soc_codec *codec = &ad1938->codec;
  412. if (ad1938_codec) {
  413. dev_err(codec->dev, "Another ad1938 is registered\n");
  414. return -EINVAL;
  415. }
  416. mutex_init(&codec->mutex);
  417. INIT_LIST_HEAD(&codec->dapm_widgets);
  418. INIT_LIST_HEAD(&codec->dapm_paths);
  419. codec->private_data = ad1938;
  420. codec->reg_cache = ad1938->reg_cache;
  421. codec->reg_cache_size = AD1938_NUM_REGS;
  422. codec->name = "AD1938";
  423. codec->owner = THIS_MODULE;
  424. codec->dai = &ad1938_dai;
  425. codec->num_dai = 1;
  426. codec->write = ad1938_write_reg;
  427. codec->read = ad1938_read_reg_cache;
  428. INIT_LIST_HEAD(&codec->dapm_widgets);
  429. INIT_LIST_HEAD(&codec->dapm_paths);
  430. ad1938_dai.dev = codec->dev;
  431. ad1938_codec = codec;
  432. /* default setting for ad1938 */
  433. codec->write(codec, AD1938_DAC_CHNL_MUTE, 0x0); /* unmute dac channels */
  434. codec->write(codec, AD1938_DAC_CTRL2, 0x1A); /* de-emphasis: 48kHz, powedown dac */
  435. codec->write(codec, AD1938_DAC_CTRL0, 0x21); /* powerdown dac, dac tdm mode */
  436. codec->write(codec, AD1938_ADC_CTRL0, 0x3); /* high-pass filter enable */
  437. codec->write(codec, AD1938_ADC_CTRL1, 0x43); /* sata delay=1, adc aux mode */
  438. codec->write(codec, AD1938_PLL_CLK_CTRL0, 0x9D); /* pll input:mclki/xi */
  439. codec->write(codec, AD1938_PLL_CLK_CTRL1, 0x04);
  440. ad1938_fill_cache(codec);
  441. ret = snd_soc_register_codec(codec);
  442. if (ret != 0) {
  443. dev_err(codec->dev, "Failed to register codec: %d\n", ret);
  444. return ret;
  445. }
  446. ret = snd_soc_register_dai(&ad1938_dai);
  447. if (ret != 0) {
  448. dev_err(codec->dev, "Failed to register DAI: %d\n", ret);
  449. snd_soc_unregister_codec(codec);
  450. return ret;
  451. }
  452. return 0;
  453. }
  454. static void ad1938_unregister(struct ad1938_priv *ad1938)
  455. {
  456. ad1938_set_bias_level(&ad1938->codec, SND_SOC_BIAS_OFF);
  457. snd_soc_unregister_dai(&ad1938_dai);
  458. snd_soc_unregister_codec(&ad1938->codec);
  459. kfree(ad1938);
  460. ad1938_codec = NULL;
  461. }
  462. static int ad1938_probe(struct platform_device *pdev)
  463. {
  464. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  465. struct snd_soc_codec *codec;
  466. int ret = 0;
  467. if (ad1938_codec == NULL) {
  468. dev_err(&pdev->dev, "Codec device not registered\n");
  469. return -ENODEV;
  470. }
  471. socdev->card->codec = ad1938_codec;
  472. codec = ad1938_codec;
  473. /* register pcms */
  474. ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
  475. if (ret < 0) {
  476. dev_err(codec->dev, "failed to create pcms: %d\n", ret);
  477. goto pcm_err;
  478. }
  479. snd_soc_add_controls(codec, ad1938_snd_controls,
  480. ARRAY_SIZE(ad1938_snd_controls));
  481. snd_soc_dapm_new_controls(codec, ad1938_dapm_widgets,
  482. ARRAY_SIZE(ad1938_dapm_widgets));
  483. snd_soc_dapm_add_routes(codec, audio_paths, ARRAY_SIZE(audio_paths));
  484. snd_soc_dapm_new_widgets(codec);
  485. ad1938_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  486. ret = snd_soc_init_card(socdev);
  487. if (ret < 0) {
  488. dev_err(codec->dev, "failed to register card: %d\n", ret);
  489. goto card_err;
  490. }
  491. return ret;
  492. card_err:
  493. snd_soc_free_pcms(socdev);
  494. snd_soc_dapm_free(socdev);
  495. pcm_err:
  496. return ret;
  497. }
  498. /* power down chip */
  499. static int ad1938_remove(struct platform_device *pdev)
  500. {
  501. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  502. snd_soc_free_pcms(socdev);
  503. snd_soc_dapm_free(socdev);
  504. return 0;
  505. }
  506. #ifdef CONFIG_PM
  507. static int ad1938_suspend(struct platform_device *pdev,
  508. pm_message_t state)
  509. {
  510. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  511. struct snd_soc_codec *codec = socdev->card->codec;
  512. ad1938_set_bias_level(codec, SND_SOC_BIAS_OFF);
  513. return 0;
  514. }
  515. static int ad1938_resume(struct platform_device *pdev)
  516. {
  517. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  518. struct snd_soc_codec *codec = socdev->card->codec;
  519. if (codec->suspend_bias_level == SND_SOC_BIAS_ON)
  520. ad1938_set_bias_level(codec, SND_SOC_BIAS_ON);
  521. return 0;
  522. }
  523. #else
  524. #define ad1938_suspend NULL
  525. #define ad1938_resume NULL
  526. #endif
  527. struct snd_soc_codec_device soc_codec_dev_ad1938 = {
  528. .probe = ad1938_probe,
  529. .remove = ad1938_remove,
  530. .suspend = ad1938_suspend,
  531. .resume = ad1938_resume,
  532. };
  533. EXPORT_SYMBOL_GPL(soc_codec_dev_ad1938);
  534. static int __init ad1938_init(void)
  535. {
  536. int ret;
  537. ret = spi_register_driver(&ad1938_spi_driver);
  538. if (ret != 0) {
  539. printk(KERN_ERR "Failed to register ad1938 SPI driver: %d\n",
  540. ret);
  541. }
  542. return ret;
  543. }
  544. module_init(ad1938_init);
  545. static void __exit ad1938_exit(void)
  546. {
  547. spi_unregister_driver(&ad1938_spi_driver);
  548. }
  549. module_exit(ad1938_exit);
  550. MODULE_DESCRIPTION("ASoC ad1938 driver");
  551. MODULE_AUTHOR("Barry Song ");
  552. MODULE_LICENSE("GPL");