netxen_nic_init.c 39 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called LICENSE.
  22. *
  23. * Contact Information:
  24. * info@netxen.com
  25. * NetXen Inc,
  26. * 18922 Forge Drive
  27. * Cupertino, CA 95014-0701
  28. *
  29. */
  30. #include <linux/netdevice.h>
  31. #include <linux/delay.h>
  32. #include "netxen_nic.h"
  33. #include "netxen_nic_hw.h"
  34. struct crb_addr_pair {
  35. u32 addr;
  36. u32 data;
  37. };
  38. #define NETXEN_MAX_CRB_XFORM 60
  39. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  40. #define NETXEN_ADDR_ERROR (0xffffffff)
  41. #define crb_addr_transform(name) \
  42. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  43. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  44. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  45. static void
  46. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  47. struct nx_host_rds_ring *rds_ring);
  48. static void crb_addr_transform_setup(void)
  49. {
  50. crb_addr_transform(XDMA);
  51. crb_addr_transform(TIMR);
  52. crb_addr_transform(SRE);
  53. crb_addr_transform(SQN3);
  54. crb_addr_transform(SQN2);
  55. crb_addr_transform(SQN1);
  56. crb_addr_transform(SQN0);
  57. crb_addr_transform(SQS3);
  58. crb_addr_transform(SQS2);
  59. crb_addr_transform(SQS1);
  60. crb_addr_transform(SQS0);
  61. crb_addr_transform(RPMX7);
  62. crb_addr_transform(RPMX6);
  63. crb_addr_transform(RPMX5);
  64. crb_addr_transform(RPMX4);
  65. crb_addr_transform(RPMX3);
  66. crb_addr_transform(RPMX2);
  67. crb_addr_transform(RPMX1);
  68. crb_addr_transform(RPMX0);
  69. crb_addr_transform(ROMUSB);
  70. crb_addr_transform(SN);
  71. crb_addr_transform(QMN);
  72. crb_addr_transform(QMS);
  73. crb_addr_transform(PGNI);
  74. crb_addr_transform(PGND);
  75. crb_addr_transform(PGN3);
  76. crb_addr_transform(PGN2);
  77. crb_addr_transform(PGN1);
  78. crb_addr_transform(PGN0);
  79. crb_addr_transform(PGSI);
  80. crb_addr_transform(PGSD);
  81. crb_addr_transform(PGS3);
  82. crb_addr_transform(PGS2);
  83. crb_addr_transform(PGS1);
  84. crb_addr_transform(PGS0);
  85. crb_addr_transform(PS);
  86. crb_addr_transform(PH);
  87. crb_addr_transform(NIU);
  88. crb_addr_transform(I2Q);
  89. crb_addr_transform(EG);
  90. crb_addr_transform(MN);
  91. crb_addr_transform(MS);
  92. crb_addr_transform(CAS2);
  93. crb_addr_transform(CAS1);
  94. crb_addr_transform(CAS0);
  95. crb_addr_transform(CAM);
  96. crb_addr_transform(C2C1);
  97. crb_addr_transform(C2C0);
  98. crb_addr_transform(SMB);
  99. crb_addr_transform(OCM0);
  100. crb_addr_transform(I2C0);
  101. }
  102. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  103. {
  104. struct netxen_recv_context *recv_ctx;
  105. struct nx_host_rds_ring *rds_ring;
  106. struct netxen_rx_buffer *rx_buf;
  107. int i, ring;
  108. recv_ctx = &adapter->recv_ctx;
  109. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  110. rds_ring = &recv_ctx->rds_rings[ring];
  111. for (i = 0; i < rds_ring->num_desc; ++i) {
  112. rx_buf = &(rds_ring->rx_buf_arr[i]);
  113. if (rx_buf->state == NETXEN_BUFFER_FREE)
  114. continue;
  115. pci_unmap_single(adapter->pdev,
  116. rx_buf->dma,
  117. rds_ring->dma_size,
  118. PCI_DMA_FROMDEVICE);
  119. if (rx_buf->skb != NULL)
  120. dev_kfree_skb_any(rx_buf->skb);
  121. }
  122. }
  123. }
  124. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  125. {
  126. struct netxen_cmd_buffer *cmd_buf;
  127. struct netxen_skb_frag *buffrag;
  128. int i, j;
  129. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  130. cmd_buf = tx_ring->cmd_buf_arr;
  131. for (i = 0; i < tx_ring->num_desc; i++) {
  132. buffrag = cmd_buf->frag_array;
  133. if (buffrag->dma) {
  134. pci_unmap_single(adapter->pdev, buffrag->dma,
  135. buffrag->length, PCI_DMA_TODEVICE);
  136. buffrag->dma = 0ULL;
  137. }
  138. for (j = 0; j < cmd_buf->frag_count; j++) {
  139. buffrag++;
  140. if (buffrag->dma) {
  141. pci_unmap_page(adapter->pdev, buffrag->dma,
  142. buffrag->length,
  143. PCI_DMA_TODEVICE);
  144. buffrag->dma = 0ULL;
  145. }
  146. }
  147. if (cmd_buf->skb) {
  148. dev_kfree_skb_any(cmd_buf->skb);
  149. cmd_buf->skb = NULL;
  150. }
  151. cmd_buf++;
  152. }
  153. }
  154. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  155. {
  156. struct netxen_recv_context *recv_ctx;
  157. struct nx_host_rds_ring *rds_ring;
  158. struct nx_host_tx_ring *tx_ring;
  159. int ring;
  160. recv_ctx = &adapter->recv_ctx;
  161. if (recv_ctx->rds_rings == NULL)
  162. goto skip_rds;
  163. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  164. rds_ring = &recv_ctx->rds_rings[ring];
  165. vfree(rds_ring->rx_buf_arr);
  166. rds_ring->rx_buf_arr = NULL;
  167. }
  168. kfree(recv_ctx->rds_rings);
  169. skip_rds:
  170. if (adapter->tx_ring == NULL)
  171. return;
  172. tx_ring = adapter->tx_ring;
  173. vfree(tx_ring->cmd_buf_arr);
  174. }
  175. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  176. {
  177. struct netxen_recv_context *recv_ctx;
  178. struct nx_host_rds_ring *rds_ring;
  179. struct nx_host_sds_ring *sds_ring;
  180. struct nx_host_tx_ring *tx_ring;
  181. struct netxen_rx_buffer *rx_buf;
  182. int ring, i, size;
  183. struct netxen_cmd_buffer *cmd_buf_arr;
  184. struct net_device *netdev = adapter->netdev;
  185. struct pci_dev *pdev = adapter->pdev;
  186. size = sizeof(struct nx_host_tx_ring);
  187. tx_ring = kzalloc(size, GFP_KERNEL);
  188. if (tx_ring == NULL) {
  189. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  190. netdev->name);
  191. return -ENOMEM;
  192. }
  193. adapter->tx_ring = tx_ring;
  194. tx_ring->num_desc = adapter->num_txd;
  195. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  196. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  197. if (cmd_buf_arr == NULL) {
  198. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  199. netdev->name);
  200. return -ENOMEM;
  201. }
  202. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  203. tx_ring->cmd_buf_arr = cmd_buf_arr;
  204. recv_ctx = &adapter->recv_ctx;
  205. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  206. rds_ring = kzalloc(size, GFP_KERNEL);
  207. if (rds_ring == NULL) {
  208. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  209. netdev->name);
  210. return -ENOMEM;
  211. }
  212. recv_ctx->rds_rings = rds_ring;
  213. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  214. rds_ring = &recv_ctx->rds_rings[ring];
  215. switch (ring) {
  216. case RCV_RING_NORMAL:
  217. rds_ring->num_desc = adapter->num_rxd;
  218. if (adapter->ahw.cut_through) {
  219. rds_ring->dma_size =
  220. NX_CT_DEFAULT_RX_BUF_LEN;
  221. rds_ring->skb_size =
  222. NX_CT_DEFAULT_RX_BUF_LEN;
  223. } else {
  224. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  225. rds_ring->dma_size =
  226. NX_P3_RX_BUF_MAX_LEN;
  227. else
  228. rds_ring->dma_size =
  229. NX_P2_RX_BUF_MAX_LEN;
  230. rds_ring->skb_size =
  231. rds_ring->dma_size + NET_IP_ALIGN;
  232. }
  233. break;
  234. case RCV_RING_JUMBO:
  235. rds_ring->num_desc = adapter->num_jumbo_rxd;
  236. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  237. rds_ring->dma_size =
  238. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  239. else
  240. rds_ring->dma_size =
  241. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  242. if (adapter->capabilities & NX_CAP0_HW_LRO)
  243. rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
  244. rds_ring->skb_size =
  245. rds_ring->dma_size + NET_IP_ALIGN;
  246. break;
  247. case RCV_RING_LRO:
  248. rds_ring->num_desc = adapter->num_lro_rxd;
  249. rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
  250. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  251. break;
  252. }
  253. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  254. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  255. if (rds_ring->rx_buf_arr == NULL) {
  256. printk(KERN_ERR "%s: Failed to allocate "
  257. "rx buffer ring %d\n",
  258. netdev->name, ring);
  259. /* free whatever was already allocated */
  260. goto err_out;
  261. }
  262. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  263. INIT_LIST_HEAD(&rds_ring->free_list);
  264. /*
  265. * Now go through all of them, set reference handles
  266. * and put them in the queues.
  267. */
  268. rx_buf = rds_ring->rx_buf_arr;
  269. for (i = 0; i < rds_ring->num_desc; i++) {
  270. list_add_tail(&rx_buf->list,
  271. &rds_ring->free_list);
  272. rx_buf->ref_handle = i;
  273. rx_buf->state = NETXEN_BUFFER_FREE;
  274. rx_buf++;
  275. }
  276. spin_lock_init(&rds_ring->lock);
  277. }
  278. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  279. sds_ring = &recv_ctx->sds_rings[ring];
  280. sds_ring->irq = adapter->msix_entries[ring].vector;
  281. sds_ring->adapter = adapter;
  282. sds_ring->num_desc = adapter->num_rxd;
  283. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  284. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  285. }
  286. return 0;
  287. err_out:
  288. netxen_free_sw_resources(adapter);
  289. return -ENOMEM;
  290. }
  291. void netxen_initialize_adapter_ops(struct netxen_adapter *adapter)
  292. {
  293. adapter->init_port = netxen_niu_xg_init_port;
  294. adapter->stop_port = netxen_niu_disable_xg_port;
  295. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  296. adapter->macaddr_set = netxen_p2_nic_set_mac_addr;
  297. adapter->set_multi = netxen_p2_nic_set_multi;
  298. adapter->set_mtu = netxen_nic_set_mtu_xgb;
  299. adapter->set_promisc = netxen_p2_nic_set_promisc;
  300. } else {
  301. adapter->set_mtu = nx_fw_cmd_set_mtu;
  302. adapter->set_promisc = netxen_p3_nic_set_promisc;
  303. adapter->macaddr_set = netxen_p3_nic_set_mac_addr;
  304. adapter->set_multi = netxen_p3_nic_set_multi;
  305. if (adapter->ahw.port_type == NETXEN_NIC_GBE) {
  306. adapter->phy_read = nx_fw_cmd_query_phy;
  307. adapter->phy_write = nx_fw_cmd_set_phy;
  308. }
  309. }
  310. }
  311. /*
  312. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  313. * address to external PCI CRB address.
  314. */
  315. static u32 netxen_decode_crb_addr(u32 addr)
  316. {
  317. int i;
  318. u32 base_addr, offset, pci_base;
  319. crb_addr_transform_setup();
  320. pci_base = NETXEN_ADDR_ERROR;
  321. base_addr = addr & 0xfff00000;
  322. offset = addr & 0x000fffff;
  323. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  324. if (crb_addr_xform[i] == base_addr) {
  325. pci_base = i << 20;
  326. break;
  327. }
  328. }
  329. if (pci_base == NETXEN_ADDR_ERROR)
  330. return pci_base;
  331. else
  332. return (pci_base + offset);
  333. }
  334. #define NETXEN_MAX_ROM_WAIT_USEC 100
  335. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  336. {
  337. long timeout = 0;
  338. long done = 0;
  339. cond_resched();
  340. while (done == 0) {
  341. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  342. done &= 2;
  343. if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
  344. dev_err(&adapter->pdev->dev,
  345. "Timeout reached waiting for rom done");
  346. return -EIO;
  347. }
  348. udelay(1);
  349. }
  350. return 0;
  351. }
  352. static int do_rom_fast_read(struct netxen_adapter *adapter,
  353. int addr, int *valp)
  354. {
  355. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  356. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  357. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  358. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  359. if (netxen_wait_rom_done(adapter)) {
  360. printk("Error waiting for rom done\n");
  361. return -EIO;
  362. }
  363. /* reset abyte_cnt and dummy_byte_cnt */
  364. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  365. udelay(10);
  366. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  367. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  368. return 0;
  369. }
  370. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  371. u8 *bytes, size_t size)
  372. {
  373. int addridx;
  374. int ret = 0;
  375. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  376. int v;
  377. ret = do_rom_fast_read(adapter, addridx, &v);
  378. if (ret != 0)
  379. break;
  380. *(__le32 *)bytes = cpu_to_le32(v);
  381. bytes += 4;
  382. }
  383. return ret;
  384. }
  385. int
  386. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  387. u8 *bytes, size_t size)
  388. {
  389. int ret;
  390. ret = netxen_rom_lock(adapter);
  391. if (ret < 0)
  392. return ret;
  393. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  394. netxen_rom_unlock(adapter);
  395. return ret;
  396. }
  397. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  398. {
  399. int ret;
  400. if (netxen_rom_lock(adapter) != 0)
  401. return -EIO;
  402. ret = do_rom_fast_read(adapter, addr, valp);
  403. netxen_rom_unlock(adapter);
  404. return ret;
  405. }
  406. #define NETXEN_BOARDTYPE 0x4008
  407. #define NETXEN_BOARDNUM 0x400c
  408. #define NETXEN_CHIPNUM 0x4010
  409. int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
  410. {
  411. int addr, val;
  412. int i, n, init_delay = 0;
  413. struct crb_addr_pair *buf;
  414. unsigned offset;
  415. u32 off;
  416. /* resetall */
  417. netxen_rom_lock(adapter);
  418. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  419. netxen_rom_unlock(adapter);
  420. if (verbose) {
  421. if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
  422. printk("P2 ROM board type: 0x%08x\n", val);
  423. else
  424. printk("Could not read board type\n");
  425. if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
  426. printk("P2 ROM board num: 0x%08x\n", val);
  427. else
  428. printk("Could not read board number\n");
  429. if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
  430. printk("P2 ROM chip num: 0x%08x\n", val);
  431. else
  432. printk("Could not read chip number\n");
  433. }
  434. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  435. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  436. (n != 0xcafecafe) ||
  437. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  438. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  439. "n: %08x\n", netxen_nic_driver_name, n);
  440. return -EIO;
  441. }
  442. offset = n & 0xffffU;
  443. n = (n >> 16) & 0xffffU;
  444. } else {
  445. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  446. !(n & 0x80000000)) {
  447. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  448. "n: %08x\n", netxen_nic_driver_name, n);
  449. return -EIO;
  450. }
  451. offset = 1;
  452. n &= ~0x80000000;
  453. }
  454. if (n < 1024) {
  455. if (verbose)
  456. printk(KERN_DEBUG "%s: %d CRB init values found"
  457. " in ROM.\n", netxen_nic_driver_name, n);
  458. } else {
  459. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  460. " initialized.\n", __func__, n);
  461. return -EIO;
  462. }
  463. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  464. if (buf == NULL) {
  465. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  466. netxen_nic_driver_name);
  467. return -ENOMEM;
  468. }
  469. for (i = 0; i < n; i++) {
  470. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  471. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  472. kfree(buf);
  473. return -EIO;
  474. }
  475. buf[i].addr = addr;
  476. buf[i].data = val;
  477. if (verbose)
  478. printk(KERN_DEBUG "%s: PCI: 0x%08x == 0x%08x\n",
  479. netxen_nic_driver_name,
  480. (u32)netxen_decode_crb_addr(addr), val);
  481. }
  482. for (i = 0; i < n; i++) {
  483. off = netxen_decode_crb_addr(buf[i].addr);
  484. if (off == NETXEN_ADDR_ERROR) {
  485. printk(KERN_ERR"CRB init value out of range %x\n",
  486. buf[i].addr);
  487. continue;
  488. }
  489. off += NETXEN_PCI_CRBSPACE;
  490. /* skipping cold reboot MAGIC */
  491. if (off == NETXEN_CAM_RAM(0x1fc))
  492. continue;
  493. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  494. /* do not reset PCI */
  495. if (off == (ROMUSB_GLB + 0xbc))
  496. continue;
  497. if (off == (ROMUSB_GLB + 0xa8))
  498. continue;
  499. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  500. continue;
  501. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  502. continue;
  503. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  504. continue;
  505. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18))
  506. buf[i].data = 0x1020;
  507. /* skip the function enable register */
  508. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  509. continue;
  510. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  511. continue;
  512. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  513. continue;
  514. }
  515. if (off == NETXEN_ADDR_ERROR) {
  516. printk(KERN_ERR "%s: Err: Unknown addr: 0x%08x\n",
  517. netxen_nic_driver_name, buf[i].addr);
  518. continue;
  519. }
  520. init_delay = 1;
  521. /* After writing this register, HW needs time for CRB */
  522. /* to quiet down (else crb_window returns 0xffffffff) */
  523. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  524. init_delay = 1000;
  525. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  526. /* hold xdma in reset also */
  527. buf[i].data = NETXEN_NIC_XDMA_RESET;
  528. buf[i].data = 0x8000ff;
  529. }
  530. }
  531. NXWR32(adapter, off, buf[i].data);
  532. msleep(init_delay);
  533. }
  534. kfree(buf);
  535. /* disable_peg_cache_all */
  536. /* unreset_net_cache */
  537. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  538. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  539. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  540. }
  541. /* p2dn replyCount */
  542. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  543. /* disable_peg_cache 0 */
  544. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  545. /* disable_peg_cache 1 */
  546. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  547. /* peg_clr_all */
  548. /* peg_clr 0 */
  549. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  550. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  551. /* peg_clr 1 */
  552. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  553. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  554. /* peg_clr 2 */
  555. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  556. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  557. /* peg_clr 3 */
  558. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  559. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  560. return 0;
  561. }
  562. int
  563. netxen_need_fw_reset(struct netxen_adapter *adapter)
  564. {
  565. u32 count, old_count;
  566. u32 val, version, major, minor, build;
  567. int i, timeout;
  568. u8 fw_type;
  569. /* NX2031 firmware doesn't support heartbit */
  570. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  571. return 1;
  572. /* last attempt had failed */
  573. if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  574. return 1;
  575. old_count = count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  576. for (i = 0; i < 10; i++) {
  577. timeout = msleep_interruptible(200);
  578. if (timeout) {
  579. NXWR32(adapter, CRB_CMDPEG_STATE,
  580. PHAN_INITIALIZE_FAILED);
  581. return -EINTR;
  582. }
  583. count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  584. if (count != old_count)
  585. break;
  586. }
  587. /* firmware is dead */
  588. if (count == old_count)
  589. return 1;
  590. /* check if we have got newer or different file firmware */
  591. if (adapter->fw) {
  592. const struct firmware *fw = adapter->fw;
  593. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  594. version = NETXEN_DECODE_VERSION(val);
  595. major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
  596. minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
  597. build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
  598. if (version > NETXEN_VERSION_CODE(major, minor, build))
  599. return 1;
  600. if (version == NETXEN_VERSION_CODE(major, minor, build)) {
  601. val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
  602. fw_type = (val & 0x4) ?
  603. NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
  604. if (adapter->fw_type != fw_type)
  605. return 1;
  606. }
  607. }
  608. return 0;
  609. }
  610. static char *fw_name[] = {
  611. "nxromimg.bin", "nx3fwct.bin", "nx3fwmn.bin", "flash",
  612. };
  613. int
  614. netxen_load_firmware(struct netxen_adapter *adapter)
  615. {
  616. u64 *ptr64;
  617. u32 i, flashaddr, size;
  618. const struct firmware *fw = adapter->fw;
  619. struct pci_dev *pdev = adapter->pdev;
  620. dev_info(&pdev->dev, "loading firmware from %s\n",
  621. fw_name[adapter->fw_type]);
  622. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  623. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  624. if (fw) {
  625. __le64 data;
  626. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  627. ptr64 = (u64 *)&fw->data[NETXEN_BOOTLD_START];
  628. flashaddr = NETXEN_BOOTLD_START;
  629. for (i = 0; i < size; i++) {
  630. data = cpu_to_le64(ptr64[i]);
  631. adapter->pci_mem_write(adapter, flashaddr, &data, 8);
  632. flashaddr += 8;
  633. }
  634. size = *(u32 *)&fw->data[NX_FW_SIZE_OFFSET];
  635. size = (__force u32)cpu_to_le32(size) / 8;
  636. ptr64 = (u64 *)&fw->data[NETXEN_IMAGE_START];
  637. flashaddr = NETXEN_IMAGE_START;
  638. for (i = 0; i < size; i++) {
  639. data = cpu_to_le64(ptr64[i]);
  640. if (adapter->pci_mem_write(adapter,
  641. flashaddr, &data, 8))
  642. return -EIO;
  643. flashaddr += 8;
  644. }
  645. } else {
  646. u32 data;
  647. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 4;
  648. flashaddr = NETXEN_BOOTLD_START;
  649. for (i = 0; i < size; i++) {
  650. if (netxen_rom_fast_read(adapter,
  651. flashaddr, (int *)&data) != 0)
  652. return -EIO;
  653. if (adapter->pci_mem_write(adapter,
  654. flashaddr, &data, 4))
  655. return -EIO;
  656. flashaddr += 4;
  657. }
  658. }
  659. msleep(1);
  660. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  661. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  662. else {
  663. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  664. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  665. }
  666. return 0;
  667. }
  668. static int
  669. netxen_validate_firmware(struct netxen_adapter *adapter, const char *fwname)
  670. {
  671. __le32 val;
  672. u32 ver, min_ver, bios;
  673. struct pci_dev *pdev = adapter->pdev;
  674. const struct firmware *fw = adapter->fw;
  675. if (fw->size < NX_FW_MIN_SIZE)
  676. return -EINVAL;
  677. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  678. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  679. return -EINVAL;
  680. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  681. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  682. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  683. else
  684. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  685. ver = NETXEN_DECODE_VERSION(val);
  686. if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  687. dev_err(&pdev->dev,
  688. "%s: firmware version %d.%d.%d unsupported\n",
  689. fwname, _major(ver), _minor(ver), _build(ver));
  690. return -EINVAL;
  691. }
  692. val = cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  693. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  694. if ((__force u32)val != bios) {
  695. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  696. fwname);
  697. return -EINVAL;
  698. }
  699. /* check if flashed firmware is newer */
  700. if (netxen_rom_fast_read(adapter,
  701. NX_FW_VERSION_OFFSET, (int *)&val))
  702. return -EIO;
  703. val = NETXEN_DECODE_VERSION(val);
  704. if (val > ver) {
  705. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  706. fwname);
  707. return -EINVAL;
  708. }
  709. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  710. return 0;
  711. }
  712. static int
  713. netxen_p3_has_mn(struct netxen_adapter *adapter)
  714. {
  715. u32 capability, flashed_ver;
  716. capability = 0;
  717. netxen_rom_fast_read(adapter,
  718. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  719. flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
  720. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  721. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  722. if (capability & NX_PEG_TUNE_MN_PRESENT)
  723. return 1;
  724. }
  725. return 0;
  726. }
  727. void netxen_request_firmware(struct netxen_adapter *adapter)
  728. {
  729. u8 fw_type;
  730. struct pci_dev *pdev = adapter->pdev;
  731. int rc = 0;
  732. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  733. fw_type = NX_P2_MN_ROMIMAGE;
  734. goto request_fw;
  735. }
  736. fw_type = netxen_p3_has_mn(adapter) ?
  737. NX_P3_MN_ROMIMAGE : NX_P3_CT_ROMIMAGE;
  738. request_fw:
  739. rc = request_firmware(&adapter->fw, fw_name[fw_type], &pdev->dev);
  740. if (rc != 0) {
  741. if (fw_type == NX_P3_MN_ROMIMAGE) {
  742. msleep(1);
  743. fw_type = NX_P3_CT_ROMIMAGE;
  744. goto request_fw;
  745. }
  746. fw_type = NX_FLASH_ROMIMAGE;
  747. adapter->fw = NULL;
  748. goto done;
  749. }
  750. rc = netxen_validate_firmware(adapter, fw_name[fw_type]);
  751. if (rc != 0) {
  752. release_firmware(adapter->fw);
  753. if (fw_type == NX_P3_MN_ROMIMAGE) {
  754. msleep(1);
  755. fw_type = NX_P3_CT_ROMIMAGE;
  756. goto request_fw;
  757. }
  758. fw_type = NX_FLASH_ROMIMAGE;
  759. adapter->fw = NULL;
  760. goto done;
  761. }
  762. done:
  763. adapter->fw_type = fw_type;
  764. }
  765. void
  766. netxen_release_firmware(struct netxen_adapter *adapter)
  767. {
  768. if (adapter->fw)
  769. release_firmware(adapter->fw);
  770. }
  771. int netxen_init_dummy_dma(struct netxen_adapter *adapter)
  772. {
  773. u64 addr;
  774. u32 hi, lo;
  775. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  776. return 0;
  777. adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
  778. NETXEN_HOST_DUMMY_DMA_SIZE,
  779. &adapter->dummy_dma.phys_addr);
  780. if (adapter->dummy_dma.addr == NULL) {
  781. dev_err(&adapter->pdev->dev,
  782. "ERROR: Could not allocate dummy DMA memory\n");
  783. return -ENOMEM;
  784. }
  785. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  786. hi = (addr >> 32) & 0xffffffff;
  787. lo = addr & 0xffffffff;
  788. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  789. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  790. return 0;
  791. }
  792. /*
  793. * NetXen DMA watchdog control:
  794. *
  795. * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
  796. * Bit 1 : disable_request => 1 req disable dma watchdog
  797. * Bit 2 : enable_request => 1 req enable dma watchdog
  798. * Bit 3-31 : unused
  799. */
  800. void netxen_free_dummy_dma(struct netxen_adapter *adapter)
  801. {
  802. int i = 100;
  803. u32 ctrl;
  804. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  805. return;
  806. if (!adapter->dummy_dma.addr)
  807. return;
  808. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  809. if ((ctrl & 0x1) != 0) {
  810. NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
  811. while ((ctrl & 0x1) != 0) {
  812. msleep(50);
  813. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  814. if (--i == 0)
  815. break;
  816. };
  817. }
  818. if (i) {
  819. pci_free_consistent(adapter->pdev,
  820. NETXEN_HOST_DUMMY_DMA_SIZE,
  821. adapter->dummy_dma.addr,
  822. adapter->dummy_dma.phys_addr);
  823. adapter->dummy_dma.addr = NULL;
  824. } else
  825. dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
  826. }
  827. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  828. {
  829. u32 val = 0;
  830. int retries = 60;
  831. if (pegtune_val)
  832. return 0;
  833. do {
  834. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  835. switch (val) {
  836. case PHAN_INITIALIZE_COMPLETE:
  837. case PHAN_INITIALIZE_ACK:
  838. return 0;
  839. case PHAN_INITIALIZE_FAILED:
  840. goto out_err;
  841. default:
  842. break;
  843. }
  844. msleep(500);
  845. } while (--retries);
  846. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  847. out_err:
  848. dev_warn(&adapter->pdev->dev, "firmware init failed\n");
  849. return -EIO;
  850. }
  851. static int
  852. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  853. {
  854. u32 val = 0;
  855. int retries = 2000;
  856. do {
  857. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  858. if (val == PHAN_PEG_RCV_INITIALIZED)
  859. return 0;
  860. msleep(10);
  861. } while (--retries);
  862. if (!retries) {
  863. printk(KERN_ERR "Receive Peg initialization not "
  864. "complete, state: 0x%x.\n", val);
  865. return -EIO;
  866. }
  867. return 0;
  868. }
  869. int netxen_init_firmware(struct netxen_adapter *adapter)
  870. {
  871. int err;
  872. err = netxen_receive_peg_ready(adapter);
  873. if (err)
  874. return err;
  875. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  876. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  877. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  878. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  879. return err;
  880. }
  881. static void
  882. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  883. {
  884. u32 cable_OUI;
  885. u16 cable_len;
  886. u16 link_speed;
  887. u8 link_status, module, duplex, autoneg;
  888. struct net_device *netdev = adapter->netdev;
  889. adapter->has_link_events = 1;
  890. cable_OUI = msg->body[1] & 0xffffffff;
  891. cable_len = (msg->body[1] >> 32) & 0xffff;
  892. link_speed = (msg->body[1] >> 48) & 0xffff;
  893. link_status = msg->body[2] & 0xff;
  894. duplex = (msg->body[2] >> 16) & 0xff;
  895. autoneg = (msg->body[2] >> 24) & 0xff;
  896. module = (msg->body[2] >> 8) & 0xff;
  897. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  898. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  899. netdev->name, cable_OUI, cable_len);
  900. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  901. printk(KERN_INFO "%s: unsupported cable length %d\n",
  902. netdev->name, cable_len);
  903. }
  904. netxen_advert_link_change(adapter, link_status);
  905. /* update link parameters */
  906. if (duplex == LINKEVENT_FULL_DUPLEX)
  907. adapter->link_duplex = DUPLEX_FULL;
  908. else
  909. adapter->link_duplex = DUPLEX_HALF;
  910. adapter->module_type = module;
  911. adapter->link_autoneg = autoneg;
  912. adapter->link_speed = link_speed;
  913. }
  914. static void
  915. netxen_handle_fw_message(int desc_cnt, int index,
  916. struct nx_host_sds_ring *sds_ring)
  917. {
  918. nx_fw_msg_t msg;
  919. struct status_desc *desc;
  920. int i = 0, opcode;
  921. while (desc_cnt > 0 && i < 8) {
  922. desc = &sds_ring->desc_head[index];
  923. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  924. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  925. index = get_next_index(index, sds_ring->num_desc);
  926. desc_cnt--;
  927. }
  928. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  929. switch (opcode) {
  930. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  931. netxen_handle_linkevent(sds_ring->adapter, &msg);
  932. break;
  933. default:
  934. break;
  935. }
  936. }
  937. static int
  938. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  939. struct nx_host_rds_ring *rds_ring,
  940. struct netxen_rx_buffer *buffer)
  941. {
  942. struct sk_buff *skb;
  943. dma_addr_t dma;
  944. struct pci_dev *pdev = adapter->pdev;
  945. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  946. if (!buffer->skb)
  947. return 1;
  948. skb = buffer->skb;
  949. if (!adapter->ahw.cut_through)
  950. skb_reserve(skb, 2);
  951. dma = pci_map_single(pdev, skb->data,
  952. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  953. if (pci_dma_mapping_error(pdev, dma)) {
  954. dev_kfree_skb_any(skb);
  955. buffer->skb = NULL;
  956. return 1;
  957. }
  958. buffer->skb = skb;
  959. buffer->dma = dma;
  960. buffer->state = NETXEN_BUFFER_BUSY;
  961. return 0;
  962. }
  963. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  964. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  965. {
  966. struct netxen_rx_buffer *buffer;
  967. struct sk_buff *skb;
  968. buffer = &rds_ring->rx_buf_arr[index];
  969. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  970. PCI_DMA_FROMDEVICE);
  971. skb = buffer->skb;
  972. if (!skb)
  973. goto no_skb;
  974. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  975. adapter->stats.csummed++;
  976. skb->ip_summed = CHECKSUM_UNNECESSARY;
  977. } else
  978. skb->ip_summed = CHECKSUM_NONE;
  979. skb->dev = adapter->netdev;
  980. buffer->skb = NULL;
  981. no_skb:
  982. buffer->state = NETXEN_BUFFER_FREE;
  983. return skb;
  984. }
  985. static struct netxen_rx_buffer *
  986. netxen_process_rcv(struct netxen_adapter *adapter,
  987. struct nx_host_sds_ring *sds_ring,
  988. int ring, u64 sts_data0)
  989. {
  990. struct net_device *netdev = adapter->netdev;
  991. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  992. struct netxen_rx_buffer *buffer;
  993. struct sk_buff *skb;
  994. struct nx_host_rds_ring *rds_ring;
  995. int index, length, cksum, pkt_offset;
  996. if (unlikely(ring >= adapter->max_rds_rings))
  997. return NULL;
  998. rds_ring = &recv_ctx->rds_rings[ring];
  999. index = netxen_get_sts_refhandle(sts_data0);
  1000. if (unlikely(index >= rds_ring->num_desc))
  1001. return NULL;
  1002. buffer = &rds_ring->rx_buf_arr[index];
  1003. length = netxen_get_sts_totallength(sts_data0);
  1004. cksum = netxen_get_sts_status(sts_data0);
  1005. pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
  1006. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  1007. if (!skb)
  1008. return buffer;
  1009. if (length > rds_ring->skb_size)
  1010. skb_put(skb, rds_ring->skb_size);
  1011. else
  1012. skb_put(skb, length);
  1013. if (pkt_offset)
  1014. skb_pull(skb, pkt_offset);
  1015. skb->truesize = skb->len + sizeof(struct sk_buff);
  1016. skb->protocol = eth_type_trans(skb, netdev);
  1017. napi_gro_receive(&sds_ring->napi, skb);
  1018. adapter->stats.rx_pkts++;
  1019. adapter->stats.rxbytes += length;
  1020. return buffer;
  1021. }
  1022. #define TCP_HDR_SIZE 20
  1023. #define TCP_TS_OPTION_SIZE 12
  1024. #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
  1025. static struct netxen_rx_buffer *
  1026. netxen_process_lro(struct netxen_adapter *adapter,
  1027. struct nx_host_sds_ring *sds_ring,
  1028. int ring, u64 sts_data0, u64 sts_data1)
  1029. {
  1030. struct net_device *netdev = adapter->netdev;
  1031. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1032. struct netxen_rx_buffer *buffer;
  1033. struct sk_buff *skb;
  1034. struct nx_host_rds_ring *rds_ring;
  1035. struct iphdr *iph;
  1036. struct tcphdr *th;
  1037. bool push, timestamp;
  1038. int l2_hdr_offset, l4_hdr_offset;
  1039. int index;
  1040. u16 lro_length, length, data_offset;
  1041. u32 seq_number;
  1042. if (unlikely(ring > adapter->max_rds_rings))
  1043. return NULL;
  1044. rds_ring = &recv_ctx->rds_rings[ring];
  1045. index = netxen_get_lro_sts_refhandle(sts_data0);
  1046. if (unlikely(index > rds_ring->num_desc))
  1047. return NULL;
  1048. buffer = &rds_ring->rx_buf_arr[index];
  1049. timestamp = netxen_get_lro_sts_timestamp(sts_data0);
  1050. lro_length = netxen_get_lro_sts_length(sts_data0);
  1051. l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
  1052. l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
  1053. push = netxen_get_lro_sts_push_flag(sts_data0);
  1054. seq_number = netxen_get_lro_sts_seq_number(sts_data1);
  1055. skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1056. if (!skb)
  1057. return buffer;
  1058. if (timestamp)
  1059. data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
  1060. else
  1061. data_offset = l4_hdr_offset + TCP_HDR_SIZE;
  1062. skb_put(skb, lro_length + data_offset);
  1063. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1064. skb_pull(skb, l2_hdr_offset);
  1065. skb->protocol = eth_type_trans(skb, netdev);
  1066. iph = (struct iphdr *)skb->data;
  1067. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1068. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1069. iph->tot_len = htons(length);
  1070. iph->check = 0;
  1071. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1072. th->psh = push;
  1073. th->seq = htonl(seq_number);
  1074. length = skb->len;
  1075. netif_receive_skb(skb);
  1076. adapter->stats.lro_pkts++;
  1077. adapter->stats.rxbytes += length;
  1078. return buffer;
  1079. }
  1080. #define netxen_merge_rx_buffers(list, head) \
  1081. do { list_splice_tail_init(list, head); } while (0);
  1082. int
  1083. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1084. {
  1085. struct netxen_adapter *adapter = sds_ring->adapter;
  1086. struct list_head *cur;
  1087. struct status_desc *desc;
  1088. struct netxen_rx_buffer *rxbuf;
  1089. u32 consumer = sds_ring->consumer;
  1090. int count = 0;
  1091. u64 sts_data0, sts_data1;
  1092. int opcode, ring = 0, desc_cnt;
  1093. while (count < max) {
  1094. desc = &sds_ring->desc_head[consumer];
  1095. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1096. if (!(sts_data0 & STATUS_OWNER_HOST))
  1097. break;
  1098. desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
  1099. opcode = netxen_get_sts_opcode(sts_data0);
  1100. switch (opcode) {
  1101. case NETXEN_NIC_RXPKT_DESC:
  1102. case NETXEN_OLD_RXPKT_DESC:
  1103. case NETXEN_NIC_SYN_OFFLOAD:
  1104. ring = netxen_get_sts_type(sts_data0);
  1105. rxbuf = netxen_process_rcv(adapter, sds_ring,
  1106. ring, sts_data0);
  1107. break;
  1108. case NETXEN_NIC_LRO_DESC:
  1109. ring = netxen_get_lro_sts_type(sts_data0);
  1110. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1111. rxbuf = netxen_process_lro(adapter, sds_ring,
  1112. ring, sts_data0, sts_data1);
  1113. break;
  1114. case NETXEN_NIC_RESPONSE_DESC:
  1115. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1116. default:
  1117. goto skip;
  1118. }
  1119. WARN_ON(desc_cnt > 1);
  1120. if (rxbuf)
  1121. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1122. skip:
  1123. for (; desc_cnt > 0; desc_cnt--) {
  1124. desc = &sds_ring->desc_head[consumer];
  1125. desc->status_desc_data[0] =
  1126. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1127. consumer = get_next_index(consumer, sds_ring->num_desc);
  1128. }
  1129. count++;
  1130. }
  1131. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1132. struct nx_host_rds_ring *rds_ring =
  1133. &adapter->recv_ctx.rds_rings[ring];
  1134. if (!list_empty(&sds_ring->free_list[ring])) {
  1135. list_for_each(cur, &sds_ring->free_list[ring]) {
  1136. rxbuf = list_entry(cur,
  1137. struct netxen_rx_buffer, list);
  1138. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1139. }
  1140. spin_lock(&rds_ring->lock);
  1141. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1142. &rds_ring->free_list);
  1143. spin_unlock(&rds_ring->lock);
  1144. }
  1145. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1146. }
  1147. if (count) {
  1148. sds_ring->consumer = consumer;
  1149. NXWR32(adapter, sds_ring->crb_sts_consumer, consumer);
  1150. }
  1151. return count;
  1152. }
  1153. /* Process Command status ring */
  1154. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1155. {
  1156. u32 sw_consumer, hw_consumer;
  1157. int count = 0, i;
  1158. struct netxen_cmd_buffer *buffer;
  1159. struct pci_dev *pdev = adapter->pdev;
  1160. struct net_device *netdev = adapter->netdev;
  1161. struct netxen_skb_frag *frag;
  1162. int done = 0;
  1163. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1164. if (!spin_trylock(&adapter->tx_clean_lock))
  1165. return 1;
  1166. sw_consumer = tx_ring->sw_consumer;
  1167. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1168. while (sw_consumer != hw_consumer) {
  1169. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1170. if (buffer->skb) {
  1171. frag = &buffer->frag_array[0];
  1172. pci_unmap_single(pdev, frag->dma, frag->length,
  1173. PCI_DMA_TODEVICE);
  1174. frag->dma = 0ULL;
  1175. for (i = 1; i < buffer->frag_count; i++) {
  1176. frag++; /* Get the next frag */
  1177. pci_unmap_page(pdev, frag->dma, frag->length,
  1178. PCI_DMA_TODEVICE);
  1179. frag->dma = 0ULL;
  1180. }
  1181. adapter->stats.xmitfinished++;
  1182. dev_kfree_skb_any(buffer->skb);
  1183. buffer->skb = NULL;
  1184. }
  1185. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1186. if (++count >= MAX_STATUS_HANDLE)
  1187. break;
  1188. }
  1189. if (count && netif_running(netdev)) {
  1190. tx_ring->sw_consumer = sw_consumer;
  1191. smp_mb();
  1192. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
  1193. __netif_tx_lock(tx_ring->txq, smp_processor_id());
  1194. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH)
  1195. netif_wake_queue(netdev);
  1196. __netif_tx_unlock(tx_ring->txq);
  1197. }
  1198. }
  1199. /*
  1200. * If everything is freed up to consumer then check if the ring is full
  1201. * If the ring is full then check if more needs to be freed and
  1202. * schedule the call back again.
  1203. *
  1204. * This happens when there are 2 CPUs. One could be freeing and the
  1205. * other filling it. If the ring is full when we get out of here and
  1206. * the card has already interrupted the host then the host can miss the
  1207. * interrupt.
  1208. *
  1209. * There is still a possible race condition and the host could miss an
  1210. * interrupt. The card has to take care of this.
  1211. */
  1212. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1213. done = (sw_consumer == hw_consumer);
  1214. spin_unlock(&adapter->tx_clean_lock);
  1215. return (done);
  1216. }
  1217. void
  1218. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1219. struct nx_host_rds_ring *rds_ring)
  1220. {
  1221. struct rcv_desc *pdesc;
  1222. struct netxen_rx_buffer *buffer;
  1223. int producer, count = 0;
  1224. netxen_ctx_msg msg = 0;
  1225. struct list_head *head;
  1226. producer = rds_ring->producer;
  1227. spin_lock(&rds_ring->lock);
  1228. head = &rds_ring->free_list;
  1229. while (!list_empty(head)) {
  1230. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1231. if (!buffer->skb) {
  1232. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1233. break;
  1234. }
  1235. count++;
  1236. list_del(&buffer->list);
  1237. /* make a rcv descriptor */
  1238. pdesc = &rds_ring->desc_head[producer];
  1239. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1240. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1241. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1242. producer = get_next_index(producer, rds_ring->num_desc);
  1243. }
  1244. spin_unlock(&rds_ring->lock);
  1245. if (count) {
  1246. rds_ring->producer = producer;
  1247. NXWR32(adapter, rds_ring->crb_rcv_producer,
  1248. (producer-1) & (rds_ring->num_desc-1));
  1249. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  1250. /*
  1251. * Write a doorbell msg to tell phanmon of change in
  1252. * receive ring producer
  1253. * Only for firmware version < 4.0.0
  1254. */
  1255. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1256. netxen_set_msg_privid(msg);
  1257. netxen_set_msg_count(msg,
  1258. ((producer - 1) &
  1259. (rds_ring->num_desc - 1)));
  1260. netxen_set_msg_ctxid(msg, adapter->portnum);
  1261. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1262. writel(msg,
  1263. DB_NORMALIZE(adapter,
  1264. NETXEN_RCV_PRODUCER_OFFSET));
  1265. }
  1266. }
  1267. }
  1268. static void
  1269. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1270. struct nx_host_rds_ring *rds_ring)
  1271. {
  1272. struct rcv_desc *pdesc;
  1273. struct netxen_rx_buffer *buffer;
  1274. int producer, count = 0;
  1275. struct list_head *head;
  1276. producer = rds_ring->producer;
  1277. if (!spin_trylock(&rds_ring->lock))
  1278. return;
  1279. head = &rds_ring->free_list;
  1280. while (!list_empty(head)) {
  1281. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1282. if (!buffer->skb) {
  1283. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1284. break;
  1285. }
  1286. count++;
  1287. list_del(&buffer->list);
  1288. /* make a rcv descriptor */
  1289. pdesc = &rds_ring->desc_head[producer];
  1290. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1291. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1292. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1293. producer = get_next_index(producer, rds_ring->num_desc);
  1294. }
  1295. if (count) {
  1296. rds_ring->producer = producer;
  1297. NXWR32(adapter, rds_ring->crb_rcv_producer,
  1298. (producer - 1) & (rds_ring->num_desc - 1));
  1299. }
  1300. spin_unlock(&rds_ring->lock);
  1301. }
  1302. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1303. {
  1304. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1305. return;
  1306. }