vxge-main.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489
  1. /******************************************************************************
  2. * This software may be used and distributed according to the terms of
  3. * the GNU General Public License (GPL), incorporated herein by reference.
  4. * Drivers based on or derived from this code fall under the GPL and must
  5. * retain the authorship, copyright and license notice. This file is not
  6. * a complete program and may only be used when the entire operating
  7. * system is licensed under the GPL.
  8. * See the file COPYING in this distribution for more information.
  9. *
  10. * vxge-main.h: Driver for Exar Corp's X3100 Series 10GbE PCIe I/O
  11. * Virtualized Server Adapter.
  12. * Copyright(c) 2002-2010 Exar Corp.
  13. ******************************************************************************/
  14. #ifndef VXGE_MAIN_H
  15. #define VXGE_MAIN_H
  16. #include "vxge-traffic.h"
  17. #include "vxge-config.h"
  18. #include "vxge-version.h"
  19. #include <linux/list.h>
  20. #define VXGE_DRIVER_NAME "vxge"
  21. #define VXGE_DRIVER_VENDOR "Neterion, Inc"
  22. #define VXGE_DRIVER_FW_VERSION_MAJOR 1
  23. #define DRV_VERSION VXGE_VERSION_MAJOR"."VXGE_VERSION_MINOR"."\
  24. VXGE_VERSION_FIX"."VXGE_VERSION_BUILD"-"\
  25. VXGE_VERSION_FOR
  26. #define PCI_DEVICE_ID_TITAN_WIN 0x5733
  27. #define PCI_DEVICE_ID_TITAN_UNI 0x5833
  28. #define VXGE_USE_DEFAULT 0xffffffff
  29. #define VXGE_HW_VPATH_MSIX_ACTIVE 4
  30. #define VXGE_ALARM_MSIX_ID 2
  31. #define VXGE_HW_RXSYNC_FREQ_CNT 4
  32. #define VXGE_LL_WATCH_DOG_TIMEOUT (15 * HZ)
  33. #define VXGE_LL_RX_COPY_THRESHOLD 256
  34. #define VXGE_DEF_FIFO_LENGTH 84
  35. #define NO_STEERING 0
  36. #define PORT_STEERING 0x1
  37. #define RTH_STEERING 0x2
  38. #define RX_TOS_STEERING 0x3
  39. #define RX_VLAN_STEERING 0x4
  40. #define RTH_BUCKET_SIZE 4
  41. #define TX_PRIORITY_STEERING 1
  42. #define TX_VLAN_STEERING 2
  43. #define TX_PORT_STEERING 3
  44. #define TX_MULTIQ_STEERING 4
  45. #define VXGE_HW_MAC_ADDR_LEARN_DEFAULT VXGE_HW_RTS_MAC_DISABLE
  46. #define VXGE_TTI_BTIMER_VAL 250000
  47. #define VXGE_TTI_LTIMER_VAL 1000
  48. #define VXGE_TTI_RTIMER_VAL 0
  49. #define VXGE_RTI_BTIMER_VAL 250
  50. #define VXGE_RTI_LTIMER_VAL 100
  51. #define VXGE_RTI_RTIMER_VAL 0
  52. #define VXGE_FIFO_INDICATE_MAX_PKTS VXGE_DEF_FIFO_LENGTH
  53. #define VXGE_ISR_POLLING_CNT 8
  54. #define VXGE_MAX_CONFIG_DEV 0xFF
  55. #define VXGE_EXEC_MODE_DISABLE 0
  56. #define VXGE_EXEC_MODE_ENABLE 1
  57. #define VXGE_MAX_CONFIG_PORT 1
  58. #define VXGE_ALL_VID_DISABLE 0
  59. #define VXGE_ALL_VID_ENABLE 1
  60. #define VXGE_PAUSE_CTRL_DISABLE 0
  61. #define VXGE_PAUSE_CTRL_ENABLE 1
  62. #define TTI_TX_URANGE_A 5
  63. #define TTI_TX_URANGE_B 15
  64. #define TTI_TX_URANGE_C 40
  65. #define TTI_TX_UFC_A 5
  66. #define TTI_TX_UFC_B 40
  67. #define TTI_TX_UFC_C 60
  68. #define TTI_TX_UFC_D 100
  69. #define RTI_RX_URANGE_A 5
  70. #define RTI_RX_URANGE_B 15
  71. #define RTI_RX_URANGE_C 40
  72. #define RTI_RX_UFC_A 1
  73. #define RTI_RX_UFC_B 5
  74. #define RTI_RX_UFC_C 10
  75. #define RTI_RX_UFC_D 15
  76. /* Milli secs timer period */
  77. #define VXGE_TIMER_DELAY 10000
  78. #define VXGE_LL_MAX_FRAME_SIZE(dev) ((dev)->mtu + VXGE_HW_MAC_HEADER_MAX_SIZE)
  79. #define is_sriov(function_mode) \
  80. ((function_mode == VXGE_HW_FUNCTION_MODE_SRIOV) || \
  81. (function_mode == VXGE_HW_FUNCTION_MODE_SRIOV_8) || \
  82. (function_mode == VXGE_HW_FUNCTION_MODE_SRIOV_4))
  83. enum vxge_reset_event {
  84. /* reset events */
  85. VXGE_LL_VPATH_RESET = 0,
  86. VXGE_LL_DEVICE_RESET = 1,
  87. VXGE_LL_FULL_RESET = 2,
  88. VXGE_LL_START_RESET = 3,
  89. VXGE_LL_COMPL_RESET = 4
  90. };
  91. /* These flags represent the devices temporary state */
  92. enum vxge_device_state_t {
  93. __VXGE_STATE_RESET_CARD = 0,
  94. __VXGE_STATE_CARD_UP
  95. };
  96. enum vxge_mac_addr_state {
  97. /* mac address states */
  98. VXGE_LL_MAC_ADDR_IN_LIST = 0,
  99. VXGE_LL_MAC_ADDR_IN_DA_TABLE = 1
  100. };
  101. struct vxge_drv_config {
  102. int config_dev_cnt;
  103. int total_dev_cnt;
  104. int g_no_cpus;
  105. unsigned int vpath_per_dev;
  106. };
  107. struct macInfo {
  108. unsigned char macaddr[ETH_ALEN];
  109. unsigned char macmask[ETH_ALEN];
  110. unsigned int vpath_no;
  111. enum vxge_mac_addr_state state;
  112. };
  113. struct vxge_config {
  114. int tx_pause_enable;
  115. int rx_pause_enable;
  116. #define NEW_NAPI_WEIGHT 64
  117. int napi_weight;
  118. #define VXGE_GRO_DONOT_AGGREGATE 0
  119. #define VXGE_GRO_ALWAYS_AGGREGATE 1
  120. int gro_enable;
  121. int intr_type;
  122. #define INTA 0
  123. #define MSI 1
  124. #define MSI_X 2
  125. int addr_learn_en;
  126. int rth_steering;
  127. int rth_algorithm;
  128. int rth_hash_type_tcpipv4;
  129. int rth_hash_type_ipv4;
  130. int rth_hash_type_tcpipv6;
  131. int rth_hash_type_ipv6;
  132. int rth_hash_type_tcpipv6ex;
  133. int rth_hash_type_ipv6ex;
  134. int rth_bkt_sz;
  135. int rth_jhash_golden_ratio;
  136. int tx_steering_type;
  137. int fifo_indicate_max_pkts;
  138. struct vxge_hw_device_hw_info device_hw_info;
  139. };
  140. struct vxge_msix_entry {
  141. /* Mimicing the msix_entry struct of Kernel. */
  142. u16 vector;
  143. u16 entry;
  144. u16 in_use;
  145. void *arg;
  146. };
  147. /* Software Statistics */
  148. struct vxge_sw_stats {
  149. /* Network Stats (interface stats) */
  150. /* Tx */
  151. u64 tx_frms;
  152. u64 tx_errors;
  153. u64 tx_bytes;
  154. u64 txd_not_free;
  155. u64 txd_out_of_desc;
  156. /* Virtual Path */
  157. u64 vpaths_open;
  158. u64 vpath_open_fail;
  159. /* Rx */
  160. u64 rx_frms;
  161. u64 rx_errors;
  162. u64 rx_bytes;
  163. u64 rx_mcast;
  164. /* Misc. */
  165. u64 link_up;
  166. u64 link_down;
  167. u64 pci_map_fail;
  168. u64 skb_alloc_fail;
  169. };
  170. struct vxge_mac_addrs {
  171. struct list_head item;
  172. u64 macaddr;
  173. u64 macmask;
  174. enum vxge_mac_addr_state state;
  175. };
  176. struct vxgedev;
  177. struct vxge_fifo_stats {
  178. u64 tx_frms;
  179. u64 tx_errors;
  180. u64 tx_bytes;
  181. u64 txd_not_free;
  182. u64 txd_out_of_desc;
  183. u64 pci_map_fail;
  184. };
  185. struct vxge_fifo {
  186. struct net_device *ndev;
  187. struct pci_dev *pdev;
  188. struct __vxge_hw_fifo *handle;
  189. struct netdev_queue *txq;
  190. int tx_steering_type;
  191. int indicate_max_pkts;
  192. /* Tx stats */
  193. struct vxge_fifo_stats stats;
  194. } ____cacheline_aligned;
  195. struct vxge_ring_stats {
  196. u64 prev_rx_frms;
  197. u64 rx_frms;
  198. u64 rx_errors;
  199. u64 rx_dropped;
  200. u64 rx_bytes;
  201. u64 rx_mcast;
  202. u64 pci_map_fail;
  203. u64 skb_alloc_fail;
  204. };
  205. struct vxge_ring {
  206. struct net_device *ndev;
  207. struct pci_dev *pdev;
  208. struct __vxge_hw_ring *handle;
  209. /* The vpath id maintained in the driver -
  210. * 0 to 'maximum_vpaths_in_function - 1'
  211. */
  212. int driver_id;
  213. /* copy of the flag indicating whether rx_csum is to be used */
  214. u32 rx_csum;
  215. int pkts_processed;
  216. int budget;
  217. int gro_enable;
  218. struct napi_struct napi;
  219. struct napi_struct *napi_p;
  220. #define VXGE_MAX_MAC_ADDR_COUNT 30
  221. int vlan_tag_strip;
  222. struct vlan_group *vlgrp;
  223. int rx_vector_no;
  224. enum vxge_hw_status last_status;
  225. /* Rx stats */
  226. struct vxge_ring_stats stats;
  227. } ____cacheline_aligned;
  228. struct vxge_vpath {
  229. struct vxge_fifo fifo;
  230. struct vxge_ring ring;
  231. struct __vxge_hw_vpath_handle *handle;
  232. /* Actual vpath id for this vpath in the device - 0 to 16 */
  233. int device_id;
  234. int max_mac_addr_cnt;
  235. int is_configured;
  236. int is_open;
  237. struct vxgedev *vdev;
  238. u8 (macaddr)[ETH_ALEN];
  239. u8 (macmask)[ETH_ALEN];
  240. #define VXGE_MAX_LEARN_MAC_ADDR_CNT 2048
  241. /* mac addresses currently programmed into NIC */
  242. u16 mac_addr_cnt;
  243. u16 mcast_addr_cnt;
  244. struct list_head mac_addr_list;
  245. u32 level_err;
  246. u32 level_trace;
  247. };
  248. #define VXGE_COPY_DEBUG_INFO_TO_LL(vdev, err, trace) { \
  249. for (i = 0; i < vdev->no_of_vpath; i++) { \
  250. vdev->vpaths[i].level_err = err; \
  251. vdev->vpaths[i].level_trace = trace; \
  252. } \
  253. vdev->level_err = err; \
  254. vdev->level_trace = trace; \
  255. }
  256. struct vxgedev {
  257. struct net_device *ndev;
  258. struct pci_dev *pdev;
  259. struct __vxge_hw_device *devh;
  260. struct vlan_group *vlgrp;
  261. int vlan_tag_strip;
  262. struct vxge_config config;
  263. unsigned long state;
  264. /* Indicates which vpath to reset */
  265. unsigned long vp_reset;
  266. /* Timer used for polling vpath resets */
  267. struct timer_list vp_reset_timer;
  268. /* Timer used for polling vpath lockup */
  269. struct timer_list vp_lockup_timer;
  270. /*
  271. * Flags to track whether device is in All Multicast
  272. * or in promiscuous mode.
  273. */
  274. u16 all_multi_flg;
  275. /* A flag indicating whether rx_csum is to be used or not. */
  276. u32 rx_csum;
  277. struct vxge_msix_entry *vxge_entries;
  278. struct msix_entry *entries;
  279. /*
  280. * 4 for each vpath * 17;
  281. * total is 68
  282. */
  283. #define VXGE_MAX_REQUESTED_MSIX 68
  284. #define VXGE_INTR_STRLEN 80
  285. char desc[VXGE_MAX_REQUESTED_MSIX][VXGE_INTR_STRLEN];
  286. enum vxge_hw_event cric_err_event;
  287. int max_vpath_supported;
  288. int no_of_vpath;
  289. struct napi_struct napi;
  290. /* A debug option, when enabled and if error condition occurs,
  291. * the driver will do following steps:
  292. * - mask all interrupts
  293. * - Not clear the source of the alarm
  294. * - gracefully stop all I/O
  295. * A diagnostic dump of register and stats at this point
  296. * reveals very useful information.
  297. */
  298. int exec_mode;
  299. int max_config_port;
  300. struct vxge_vpath *vpaths;
  301. struct __vxge_hw_vpath_handle *vp_handles[VXGE_HW_MAX_VIRTUAL_PATHS];
  302. void __iomem *bar0;
  303. struct vxge_sw_stats stats;
  304. int mtu;
  305. /* Below variables are used for vpath selection to transmit a packet */
  306. u8 vpath_selector[VXGE_HW_MAX_VIRTUAL_PATHS];
  307. u64 vpaths_deployed;
  308. u32 intr_cnt;
  309. u32 level_err;
  310. u32 level_trace;
  311. char fw_version[VXGE_HW_FW_STRLEN];
  312. };
  313. struct vxge_rx_priv {
  314. struct sk_buff *skb;
  315. unsigned char *skb_data;
  316. dma_addr_t data_dma;
  317. dma_addr_t data_size;
  318. };
  319. struct vxge_tx_priv {
  320. struct sk_buff *skb;
  321. dma_addr_t dma_buffers[MAX_SKB_FRAGS+1];
  322. };
  323. #define VXGE_MODULE_PARAM_INT(p, val) \
  324. static int p = val; \
  325. module_param(p, int, 0)
  326. #define vxge_os_bug(fmt...) { printk(fmt); BUG(); }
  327. #define vxge_os_timer(timer, handle, arg, exp) do { \
  328. init_timer(&timer); \
  329. timer.function = handle; \
  330. timer.data = (unsigned long) arg; \
  331. mod_timer(&timer, (jiffies + exp)); \
  332. } while (0);
  333. extern void vxge_initialize_ethtool_ops(struct net_device *ndev);
  334. /**
  335. * #define VXGE_DEBUG_INIT: debug for initialization functions
  336. * #define VXGE_DEBUG_TX : debug transmit related functions
  337. * #define VXGE_DEBUG_RX : debug recevice related functions
  338. * #define VXGE_DEBUG_MEM : debug memory module
  339. * #define VXGE_DEBUG_LOCK: debug locks
  340. * #define VXGE_DEBUG_SEM : debug semaphore
  341. * #define VXGE_DEBUG_ENTRYEXIT: debug functions by adding entry exit statements
  342. */
  343. #define VXGE_DEBUG_INIT 0x00000001
  344. #define VXGE_DEBUG_TX 0x00000002
  345. #define VXGE_DEBUG_RX 0x00000004
  346. #define VXGE_DEBUG_MEM 0x00000008
  347. #define VXGE_DEBUG_LOCK 0x00000010
  348. #define VXGE_DEBUG_SEM 0x00000020
  349. #define VXGE_DEBUG_ENTRYEXIT 0x00000040
  350. #define VXGE_DEBUG_INTR 0x00000080
  351. #define VXGE_DEBUG_LL_CONFIG 0x00000100
  352. /* Debug tracing for VXGE driver */
  353. #ifndef VXGE_DEBUG_MASK
  354. #define VXGE_DEBUG_MASK 0x0
  355. #endif
  356. #if (VXGE_DEBUG_LL_CONFIG & VXGE_DEBUG_MASK)
  357. #define vxge_debug_ll_config(level, fmt, ...) \
  358. vxge_debug_ll(level, VXGE_DEBUG_LL_CONFIG, fmt, __VA_ARGS__)
  359. #else
  360. #define vxge_debug_ll_config(level, fmt, ...)
  361. #endif
  362. #if (VXGE_DEBUG_INIT & VXGE_DEBUG_MASK)
  363. #define vxge_debug_init(level, fmt, ...) \
  364. vxge_debug_ll(level, VXGE_DEBUG_INIT, fmt, __VA_ARGS__)
  365. #else
  366. #define vxge_debug_init(level, fmt, ...)
  367. #endif
  368. #if (VXGE_DEBUG_TX & VXGE_DEBUG_MASK)
  369. #define vxge_debug_tx(level, fmt, ...) \
  370. vxge_debug_ll(level, VXGE_DEBUG_TX, fmt, __VA_ARGS__)
  371. #else
  372. #define vxge_debug_tx(level, fmt, ...)
  373. #endif
  374. #if (VXGE_DEBUG_RX & VXGE_DEBUG_MASK)
  375. #define vxge_debug_rx(level, fmt, ...) \
  376. vxge_debug_ll(level, VXGE_DEBUG_RX, fmt, __VA_ARGS__)
  377. #else
  378. #define vxge_debug_rx(level, fmt, ...)
  379. #endif
  380. #if (VXGE_DEBUG_MEM & VXGE_DEBUG_MASK)
  381. #define vxge_debug_mem(level, fmt, ...) \
  382. vxge_debug_ll(level, VXGE_DEBUG_MEM, fmt, __VA_ARGS__)
  383. #else
  384. #define vxge_debug_mem(level, fmt, ...)
  385. #endif
  386. #if (VXGE_DEBUG_ENTRYEXIT & VXGE_DEBUG_MASK)
  387. #define vxge_debug_entryexit(level, fmt, ...) \
  388. vxge_debug_ll(level, VXGE_DEBUG_ENTRYEXIT, fmt, __VA_ARGS__)
  389. #else
  390. #define vxge_debug_entryexit(level, fmt, ...)
  391. #endif
  392. #if (VXGE_DEBUG_INTR & VXGE_DEBUG_MASK)
  393. #define vxge_debug_intr(level, fmt, ...) \
  394. vxge_debug_ll(level, VXGE_DEBUG_INTR, fmt, __VA_ARGS__)
  395. #else
  396. #define vxge_debug_intr(level, fmt, ...)
  397. #endif
  398. #define VXGE_DEVICE_DEBUG_LEVEL_SET(level, mask, vdev) {\
  399. vxge_hw_device_debug_set((struct __vxge_hw_device *)vdev->devh, \
  400. level, mask);\
  401. VXGE_COPY_DEBUG_INFO_TO_LL(vdev, \
  402. vxge_hw_device_error_level_get((struct __vxge_hw_device *) \
  403. vdev->devh), \
  404. vxge_hw_device_trace_level_get((struct __vxge_hw_device *) \
  405. vdev->devh));\
  406. }
  407. #ifdef NETIF_F_GSO
  408. #define vxge_tcp_mss(skb) (skb_shinfo(skb)->gso_size)
  409. #define vxge_udp_mss(skb) (skb_shinfo(skb)->gso_size)
  410. #define vxge_offload_type(skb) (skb_shinfo(skb)->gso_type)
  411. #endif
  412. #endif