enic_main.c 64 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729
  1. /*
  2. * Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
  3. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. *
  18. */
  19. #include <linux/module.h>
  20. #include <linux/kernel.h>
  21. #include <linux/string.h>
  22. #include <linux/errno.h>
  23. #include <linux/types.h>
  24. #include <linux/init.h>
  25. #include <linux/workqueue.h>
  26. #include <linux/pci.h>
  27. #include <linux/netdevice.h>
  28. #include <linux/etherdevice.h>
  29. #include <linux/if_ether.h>
  30. #include <linux/if_vlan.h>
  31. #include <linux/ethtool.h>
  32. #include <linux/in.h>
  33. #include <linux/ip.h>
  34. #include <linux/ipv6.h>
  35. #include <linux/tcp.h>
  36. #include <linux/rtnetlink.h>
  37. #include <net/ip6_checksum.h>
  38. #include "cq_enet_desc.h"
  39. #include "vnic_dev.h"
  40. #include "vnic_intr.h"
  41. #include "vnic_stats.h"
  42. #include "vnic_vic.h"
  43. #include "enic_res.h"
  44. #include "enic.h"
  45. #define ENIC_NOTIFY_TIMER_PERIOD (2 * HZ)
  46. #define WQ_ENET_MAX_DESC_LEN (1 << WQ_ENET_LEN_BITS)
  47. #define MAX_TSO (1 << 16)
  48. #define ENIC_DESC_MAX_SPLITS (MAX_TSO / WQ_ENET_MAX_DESC_LEN + 1)
  49. #define PCI_DEVICE_ID_CISCO_VIC_ENET 0x0043 /* ethernet vnic */
  50. #define PCI_DEVICE_ID_CISCO_VIC_ENET_DYN 0x0044 /* enet dynamic vnic */
  51. /* Supported devices */
  52. static DEFINE_PCI_DEVICE_TABLE(enic_id_table) = {
  53. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET) },
  54. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_DYN) },
  55. { 0, } /* end of table */
  56. };
  57. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  58. MODULE_AUTHOR("Scott Feldman <scofeldm@cisco.com>");
  59. MODULE_LICENSE("GPL");
  60. MODULE_VERSION(DRV_VERSION);
  61. MODULE_DEVICE_TABLE(pci, enic_id_table);
  62. struct enic_stat {
  63. char name[ETH_GSTRING_LEN];
  64. unsigned int offset;
  65. };
  66. #define ENIC_TX_STAT(stat) \
  67. { .name = #stat, .offset = offsetof(struct vnic_tx_stats, stat) / 8 }
  68. #define ENIC_RX_STAT(stat) \
  69. { .name = #stat, .offset = offsetof(struct vnic_rx_stats, stat) / 8 }
  70. static const struct enic_stat enic_tx_stats[] = {
  71. ENIC_TX_STAT(tx_frames_ok),
  72. ENIC_TX_STAT(tx_unicast_frames_ok),
  73. ENIC_TX_STAT(tx_multicast_frames_ok),
  74. ENIC_TX_STAT(tx_broadcast_frames_ok),
  75. ENIC_TX_STAT(tx_bytes_ok),
  76. ENIC_TX_STAT(tx_unicast_bytes_ok),
  77. ENIC_TX_STAT(tx_multicast_bytes_ok),
  78. ENIC_TX_STAT(tx_broadcast_bytes_ok),
  79. ENIC_TX_STAT(tx_drops),
  80. ENIC_TX_STAT(tx_errors),
  81. ENIC_TX_STAT(tx_tso),
  82. };
  83. static const struct enic_stat enic_rx_stats[] = {
  84. ENIC_RX_STAT(rx_frames_ok),
  85. ENIC_RX_STAT(rx_frames_total),
  86. ENIC_RX_STAT(rx_unicast_frames_ok),
  87. ENIC_RX_STAT(rx_multicast_frames_ok),
  88. ENIC_RX_STAT(rx_broadcast_frames_ok),
  89. ENIC_RX_STAT(rx_bytes_ok),
  90. ENIC_RX_STAT(rx_unicast_bytes_ok),
  91. ENIC_RX_STAT(rx_multicast_bytes_ok),
  92. ENIC_RX_STAT(rx_broadcast_bytes_ok),
  93. ENIC_RX_STAT(rx_drop),
  94. ENIC_RX_STAT(rx_no_bufs),
  95. ENIC_RX_STAT(rx_errors),
  96. ENIC_RX_STAT(rx_rss),
  97. ENIC_RX_STAT(rx_crc_errors),
  98. ENIC_RX_STAT(rx_frames_64),
  99. ENIC_RX_STAT(rx_frames_127),
  100. ENIC_RX_STAT(rx_frames_255),
  101. ENIC_RX_STAT(rx_frames_511),
  102. ENIC_RX_STAT(rx_frames_1023),
  103. ENIC_RX_STAT(rx_frames_1518),
  104. ENIC_RX_STAT(rx_frames_to_max),
  105. };
  106. static const unsigned int enic_n_tx_stats = ARRAY_SIZE(enic_tx_stats);
  107. static const unsigned int enic_n_rx_stats = ARRAY_SIZE(enic_rx_stats);
  108. static int enic_is_dynamic(struct enic *enic)
  109. {
  110. return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_DYN;
  111. }
  112. static inline unsigned int enic_cq_rq(struct enic *enic, unsigned int rq)
  113. {
  114. return rq;
  115. }
  116. static inline unsigned int enic_cq_wq(struct enic *enic, unsigned int wq)
  117. {
  118. return enic->rq_count + wq;
  119. }
  120. static inline unsigned int enic_legacy_io_intr(void)
  121. {
  122. return 0;
  123. }
  124. static inline unsigned int enic_legacy_err_intr(void)
  125. {
  126. return 1;
  127. }
  128. static inline unsigned int enic_legacy_notify_intr(void)
  129. {
  130. return 2;
  131. }
  132. static inline unsigned int enic_msix_rq_intr(struct enic *enic, unsigned int rq)
  133. {
  134. return rq;
  135. }
  136. static inline unsigned int enic_msix_wq_intr(struct enic *enic, unsigned int wq)
  137. {
  138. return enic->rq_count + wq;
  139. }
  140. static inline unsigned int enic_msix_err_intr(struct enic *enic)
  141. {
  142. return enic->rq_count + enic->wq_count;
  143. }
  144. static inline unsigned int enic_msix_notify_intr(struct enic *enic)
  145. {
  146. return enic->rq_count + enic->wq_count + 1;
  147. }
  148. static int enic_get_settings(struct net_device *netdev,
  149. struct ethtool_cmd *ecmd)
  150. {
  151. struct enic *enic = netdev_priv(netdev);
  152. ecmd->supported = (SUPPORTED_10000baseT_Full | SUPPORTED_FIBRE);
  153. ecmd->advertising = (ADVERTISED_10000baseT_Full | ADVERTISED_FIBRE);
  154. ecmd->port = PORT_FIBRE;
  155. ecmd->transceiver = XCVR_EXTERNAL;
  156. if (netif_carrier_ok(netdev)) {
  157. ecmd->speed = vnic_dev_port_speed(enic->vdev);
  158. ecmd->duplex = DUPLEX_FULL;
  159. } else {
  160. ecmd->speed = -1;
  161. ecmd->duplex = -1;
  162. }
  163. ecmd->autoneg = AUTONEG_DISABLE;
  164. return 0;
  165. }
  166. static int enic_dev_fw_info(struct enic *enic,
  167. struct vnic_devcmd_fw_info **fw_info)
  168. {
  169. int err;
  170. spin_lock(&enic->devcmd_lock);
  171. err = vnic_dev_fw_info(enic->vdev, fw_info);
  172. spin_unlock(&enic->devcmd_lock);
  173. return err;
  174. }
  175. static void enic_get_drvinfo(struct net_device *netdev,
  176. struct ethtool_drvinfo *drvinfo)
  177. {
  178. struct enic *enic = netdev_priv(netdev);
  179. struct vnic_devcmd_fw_info *fw_info;
  180. enic_dev_fw_info(enic, &fw_info);
  181. strncpy(drvinfo->driver, DRV_NAME, sizeof(drvinfo->driver));
  182. strncpy(drvinfo->version, DRV_VERSION, sizeof(drvinfo->version));
  183. strncpy(drvinfo->fw_version, fw_info->fw_version,
  184. sizeof(drvinfo->fw_version));
  185. strncpy(drvinfo->bus_info, pci_name(enic->pdev),
  186. sizeof(drvinfo->bus_info));
  187. }
  188. static void enic_get_strings(struct net_device *netdev, u32 stringset, u8 *data)
  189. {
  190. unsigned int i;
  191. switch (stringset) {
  192. case ETH_SS_STATS:
  193. for (i = 0; i < enic_n_tx_stats; i++) {
  194. memcpy(data, enic_tx_stats[i].name, ETH_GSTRING_LEN);
  195. data += ETH_GSTRING_LEN;
  196. }
  197. for (i = 0; i < enic_n_rx_stats; i++) {
  198. memcpy(data, enic_rx_stats[i].name, ETH_GSTRING_LEN);
  199. data += ETH_GSTRING_LEN;
  200. }
  201. break;
  202. }
  203. }
  204. static int enic_get_sset_count(struct net_device *netdev, int sset)
  205. {
  206. switch (sset) {
  207. case ETH_SS_STATS:
  208. return enic_n_tx_stats + enic_n_rx_stats;
  209. default:
  210. return -EOPNOTSUPP;
  211. }
  212. }
  213. static int enic_dev_stats_dump(struct enic *enic, struct vnic_stats **vstats)
  214. {
  215. int err;
  216. spin_lock(&enic->devcmd_lock);
  217. err = vnic_dev_stats_dump(enic->vdev, vstats);
  218. spin_unlock(&enic->devcmd_lock);
  219. return err;
  220. }
  221. static void enic_get_ethtool_stats(struct net_device *netdev,
  222. struct ethtool_stats *stats, u64 *data)
  223. {
  224. struct enic *enic = netdev_priv(netdev);
  225. struct vnic_stats *vstats;
  226. unsigned int i;
  227. enic_dev_stats_dump(enic, &vstats);
  228. for (i = 0; i < enic_n_tx_stats; i++)
  229. *(data++) = ((u64 *)&vstats->tx)[enic_tx_stats[i].offset];
  230. for (i = 0; i < enic_n_rx_stats; i++)
  231. *(data++) = ((u64 *)&vstats->rx)[enic_rx_stats[i].offset];
  232. }
  233. static u32 enic_get_rx_csum(struct net_device *netdev)
  234. {
  235. struct enic *enic = netdev_priv(netdev);
  236. return enic->csum_rx_enabled;
  237. }
  238. static int enic_set_rx_csum(struct net_device *netdev, u32 data)
  239. {
  240. struct enic *enic = netdev_priv(netdev);
  241. if (data && !ENIC_SETTING(enic, RXCSUM))
  242. return -EINVAL;
  243. enic->csum_rx_enabled = !!data;
  244. return 0;
  245. }
  246. static int enic_set_tx_csum(struct net_device *netdev, u32 data)
  247. {
  248. struct enic *enic = netdev_priv(netdev);
  249. if (data && !ENIC_SETTING(enic, TXCSUM))
  250. return -EINVAL;
  251. if (data)
  252. netdev->features |= NETIF_F_HW_CSUM;
  253. else
  254. netdev->features &= ~NETIF_F_HW_CSUM;
  255. return 0;
  256. }
  257. static int enic_set_tso(struct net_device *netdev, u32 data)
  258. {
  259. struct enic *enic = netdev_priv(netdev);
  260. if (data && !ENIC_SETTING(enic, TSO))
  261. return -EINVAL;
  262. if (data)
  263. netdev->features |=
  264. NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_TSO_ECN;
  265. else
  266. netdev->features &=
  267. ~(NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_TSO_ECN);
  268. return 0;
  269. }
  270. static u32 enic_get_msglevel(struct net_device *netdev)
  271. {
  272. struct enic *enic = netdev_priv(netdev);
  273. return enic->msg_enable;
  274. }
  275. static void enic_set_msglevel(struct net_device *netdev, u32 value)
  276. {
  277. struct enic *enic = netdev_priv(netdev);
  278. enic->msg_enable = value;
  279. }
  280. static int enic_get_coalesce(struct net_device *netdev,
  281. struct ethtool_coalesce *ecmd)
  282. {
  283. struct enic *enic = netdev_priv(netdev);
  284. ecmd->tx_coalesce_usecs = enic->tx_coalesce_usecs;
  285. ecmd->rx_coalesce_usecs = enic->rx_coalesce_usecs;
  286. return 0;
  287. }
  288. static int enic_set_coalesce(struct net_device *netdev,
  289. struct ethtool_coalesce *ecmd)
  290. {
  291. struct enic *enic = netdev_priv(netdev);
  292. u32 tx_coalesce_usecs;
  293. u32 rx_coalesce_usecs;
  294. unsigned int i, intr;
  295. tx_coalesce_usecs = min_t(u32,
  296. INTR_COALESCE_HW_TO_USEC(VNIC_INTR_TIMER_MAX),
  297. ecmd->tx_coalesce_usecs);
  298. rx_coalesce_usecs = min_t(u32,
  299. INTR_COALESCE_HW_TO_USEC(VNIC_INTR_TIMER_MAX),
  300. ecmd->rx_coalesce_usecs);
  301. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  302. case VNIC_DEV_INTR_MODE_INTX:
  303. if (tx_coalesce_usecs != rx_coalesce_usecs)
  304. return -EINVAL;
  305. intr = enic_legacy_io_intr();
  306. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  307. INTR_COALESCE_USEC_TO_HW(tx_coalesce_usecs));
  308. break;
  309. case VNIC_DEV_INTR_MODE_MSI:
  310. if (tx_coalesce_usecs != rx_coalesce_usecs)
  311. return -EINVAL;
  312. vnic_intr_coalescing_timer_set(&enic->intr[0],
  313. INTR_COALESCE_USEC_TO_HW(tx_coalesce_usecs));
  314. break;
  315. case VNIC_DEV_INTR_MODE_MSIX:
  316. for (i = 0; i < enic->wq_count; i++) {
  317. intr = enic_msix_wq_intr(enic, i);
  318. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  319. INTR_COALESCE_USEC_TO_HW(tx_coalesce_usecs));
  320. }
  321. for (i = 0; i < enic->rq_count; i++) {
  322. intr = enic_msix_rq_intr(enic, i);
  323. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  324. INTR_COALESCE_USEC_TO_HW(rx_coalesce_usecs));
  325. }
  326. break;
  327. default:
  328. break;
  329. }
  330. enic->tx_coalesce_usecs = tx_coalesce_usecs;
  331. enic->rx_coalesce_usecs = rx_coalesce_usecs;
  332. return 0;
  333. }
  334. static const struct ethtool_ops enic_ethtool_ops = {
  335. .get_settings = enic_get_settings,
  336. .get_drvinfo = enic_get_drvinfo,
  337. .get_msglevel = enic_get_msglevel,
  338. .set_msglevel = enic_set_msglevel,
  339. .get_link = ethtool_op_get_link,
  340. .get_strings = enic_get_strings,
  341. .get_sset_count = enic_get_sset_count,
  342. .get_ethtool_stats = enic_get_ethtool_stats,
  343. .get_rx_csum = enic_get_rx_csum,
  344. .set_rx_csum = enic_set_rx_csum,
  345. .get_tx_csum = ethtool_op_get_tx_csum,
  346. .set_tx_csum = enic_set_tx_csum,
  347. .get_sg = ethtool_op_get_sg,
  348. .set_sg = ethtool_op_set_sg,
  349. .get_tso = ethtool_op_get_tso,
  350. .set_tso = enic_set_tso,
  351. .get_coalesce = enic_get_coalesce,
  352. .set_coalesce = enic_set_coalesce,
  353. .get_flags = ethtool_op_get_flags,
  354. };
  355. static void enic_free_wq_buf(struct vnic_wq *wq, struct vnic_wq_buf *buf)
  356. {
  357. struct enic *enic = vnic_dev_priv(wq->vdev);
  358. if (buf->sop)
  359. pci_unmap_single(enic->pdev, buf->dma_addr,
  360. buf->len, PCI_DMA_TODEVICE);
  361. else
  362. pci_unmap_page(enic->pdev, buf->dma_addr,
  363. buf->len, PCI_DMA_TODEVICE);
  364. if (buf->os_buf)
  365. dev_kfree_skb_any(buf->os_buf);
  366. }
  367. static void enic_wq_free_buf(struct vnic_wq *wq,
  368. struct cq_desc *cq_desc, struct vnic_wq_buf *buf, void *opaque)
  369. {
  370. enic_free_wq_buf(wq, buf);
  371. }
  372. static int enic_wq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  373. u8 type, u16 q_number, u16 completed_index, void *opaque)
  374. {
  375. struct enic *enic = vnic_dev_priv(vdev);
  376. spin_lock(&enic->wq_lock[q_number]);
  377. vnic_wq_service(&enic->wq[q_number], cq_desc,
  378. completed_index, enic_wq_free_buf,
  379. opaque);
  380. if (netif_queue_stopped(enic->netdev) &&
  381. vnic_wq_desc_avail(&enic->wq[q_number]) >=
  382. (MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS))
  383. netif_wake_queue(enic->netdev);
  384. spin_unlock(&enic->wq_lock[q_number]);
  385. return 0;
  386. }
  387. static void enic_log_q_error(struct enic *enic)
  388. {
  389. unsigned int i;
  390. u32 error_status;
  391. for (i = 0; i < enic->wq_count; i++) {
  392. error_status = vnic_wq_error_status(&enic->wq[i]);
  393. if (error_status)
  394. netdev_err(enic->netdev, "WQ[%d] error_status %d\n",
  395. i, error_status);
  396. }
  397. for (i = 0; i < enic->rq_count; i++) {
  398. error_status = vnic_rq_error_status(&enic->rq[i]);
  399. if (error_status)
  400. netdev_err(enic->netdev, "RQ[%d] error_status %d\n",
  401. i, error_status);
  402. }
  403. }
  404. static void enic_msglvl_check(struct enic *enic)
  405. {
  406. u32 msg_enable = vnic_dev_msg_lvl(enic->vdev);
  407. if (msg_enable != enic->msg_enable) {
  408. netdev_info(enic->netdev, "msg lvl changed from 0x%x to 0x%x\n",
  409. enic->msg_enable, msg_enable);
  410. enic->msg_enable = msg_enable;
  411. }
  412. }
  413. static void enic_mtu_check(struct enic *enic)
  414. {
  415. u32 mtu = vnic_dev_mtu(enic->vdev);
  416. struct net_device *netdev = enic->netdev;
  417. if (mtu && mtu != enic->port_mtu) {
  418. enic->port_mtu = mtu;
  419. if (mtu < netdev->mtu)
  420. netdev_warn(netdev,
  421. "interface MTU (%d) set higher "
  422. "than switch port MTU (%d)\n",
  423. netdev->mtu, mtu);
  424. }
  425. }
  426. static void enic_link_check(struct enic *enic)
  427. {
  428. int link_status = vnic_dev_link_status(enic->vdev);
  429. int carrier_ok = netif_carrier_ok(enic->netdev);
  430. if (link_status && !carrier_ok) {
  431. netdev_info(enic->netdev, "Link UP\n");
  432. netif_carrier_on(enic->netdev);
  433. } else if (!link_status && carrier_ok) {
  434. netdev_info(enic->netdev, "Link DOWN\n");
  435. netif_carrier_off(enic->netdev);
  436. }
  437. }
  438. static void enic_notify_check(struct enic *enic)
  439. {
  440. enic_msglvl_check(enic);
  441. enic_mtu_check(enic);
  442. enic_link_check(enic);
  443. }
  444. #define ENIC_TEST_INTR(pba, i) (pba & (1 << i))
  445. static irqreturn_t enic_isr_legacy(int irq, void *data)
  446. {
  447. struct net_device *netdev = data;
  448. struct enic *enic = netdev_priv(netdev);
  449. unsigned int io_intr = enic_legacy_io_intr();
  450. unsigned int err_intr = enic_legacy_err_intr();
  451. unsigned int notify_intr = enic_legacy_notify_intr();
  452. u32 pba;
  453. vnic_intr_mask(&enic->intr[io_intr]);
  454. pba = vnic_intr_legacy_pba(enic->legacy_pba);
  455. if (!pba) {
  456. vnic_intr_unmask(&enic->intr[io_intr]);
  457. return IRQ_NONE; /* not our interrupt */
  458. }
  459. if (ENIC_TEST_INTR(pba, notify_intr)) {
  460. vnic_intr_return_all_credits(&enic->intr[notify_intr]);
  461. enic_notify_check(enic);
  462. }
  463. if (ENIC_TEST_INTR(pba, err_intr)) {
  464. vnic_intr_return_all_credits(&enic->intr[err_intr]);
  465. enic_log_q_error(enic);
  466. /* schedule recovery from WQ/RQ error */
  467. schedule_work(&enic->reset);
  468. return IRQ_HANDLED;
  469. }
  470. if (ENIC_TEST_INTR(pba, io_intr)) {
  471. if (napi_schedule_prep(&enic->napi[0]))
  472. __napi_schedule(&enic->napi[0]);
  473. } else {
  474. vnic_intr_unmask(&enic->intr[io_intr]);
  475. }
  476. return IRQ_HANDLED;
  477. }
  478. static irqreturn_t enic_isr_msi(int irq, void *data)
  479. {
  480. struct enic *enic = data;
  481. /* With MSI, there is no sharing of interrupts, so this is
  482. * our interrupt and there is no need to ack it. The device
  483. * is not providing per-vector masking, so the OS will not
  484. * write to PCI config space to mask/unmask the interrupt.
  485. * We're using mask_on_assertion for MSI, so the device
  486. * automatically masks the interrupt when the interrupt is
  487. * generated. Later, when exiting polling, the interrupt
  488. * will be unmasked (see enic_poll).
  489. *
  490. * Also, the device uses the same PCIe Traffic Class (TC)
  491. * for Memory Write data and MSI, so there are no ordering
  492. * issues; the MSI will always arrive at the Root Complex
  493. * _after_ corresponding Memory Writes (i.e. descriptor
  494. * writes).
  495. */
  496. napi_schedule(&enic->napi[0]);
  497. return IRQ_HANDLED;
  498. }
  499. static irqreturn_t enic_isr_msix_rq(int irq, void *data)
  500. {
  501. struct napi_struct *napi = data;
  502. /* schedule NAPI polling for RQ cleanup */
  503. napi_schedule(napi);
  504. return IRQ_HANDLED;
  505. }
  506. static irqreturn_t enic_isr_msix_wq(int irq, void *data)
  507. {
  508. struct enic *enic = data;
  509. unsigned int cq = enic_cq_wq(enic, 0);
  510. unsigned int intr = enic_msix_wq_intr(enic, 0);
  511. unsigned int wq_work_to_do = -1; /* no limit */
  512. unsigned int wq_work_done;
  513. wq_work_done = vnic_cq_service(&enic->cq[cq],
  514. wq_work_to_do, enic_wq_service, NULL);
  515. vnic_intr_return_credits(&enic->intr[intr],
  516. wq_work_done,
  517. 1 /* unmask intr */,
  518. 1 /* reset intr timer */);
  519. return IRQ_HANDLED;
  520. }
  521. static irqreturn_t enic_isr_msix_err(int irq, void *data)
  522. {
  523. struct enic *enic = data;
  524. unsigned int intr = enic_msix_err_intr(enic);
  525. vnic_intr_return_all_credits(&enic->intr[intr]);
  526. enic_log_q_error(enic);
  527. /* schedule recovery from WQ/RQ error */
  528. schedule_work(&enic->reset);
  529. return IRQ_HANDLED;
  530. }
  531. static irqreturn_t enic_isr_msix_notify(int irq, void *data)
  532. {
  533. struct enic *enic = data;
  534. unsigned int intr = enic_msix_notify_intr(enic);
  535. vnic_intr_return_all_credits(&enic->intr[intr]);
  536. enic_notify_check(enic);
  537. return IRQ_HANDLED;
  538. }
  539. static inline void enic_queue_wq_skb_cont(struct enic *enic,
  540. struct vnic_wq *wq, struct sk_buff *skb,
  541. unsigned int len_left, int loopback)
  542. {
  543. skb_frag_t *frag;
  544. /* Queue additional data fragments */
  545. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  546. len_left -= frag->size;
  547. enic_queue_wq_desc_cont(wq, skb,
  548. pci_map_page(enic->pdev, frag->page,
  549. frag->page_offset, frag->size,
  550. PCI_DMA_TODEVICE),
  551. frag->size,
  552. (len_left == 0), /* EOP? */
  553. loopback);
  554. }
  555. }
  556. static inline void enic_queue_wq_skb_vlan(struct enic *enic,
  557. struct vnic_wq *wq, struct sk_buff *skb,
  558. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  559. {
  560. unsigned int head_len = skb_headlen(skb);
  561. unsigned int len_left = skb->len - head_len;
  562. int eop = (len_left == 0);
  563. /* Queue the main skb fragment. The fragments are no larger
  564. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  565. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  566. * per fragment is queued.
  567. */
  568. enic_queue_wq_desc(wq, skb,
  569. pci_map_single(enic->pdev, skb->data,
  570. head_len, PCI_DMA_TODEVICE),
  571. head_len,
  572. vlan_tag_insert, vlan_tag,
  573. eop, loopback);
  574. if (!eop)
  575. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  576. }
  577. static inline void enic_queue_wq_skb_csum_l4(struct enic *enic,
  578. struct vnic_wq *wq, struct sk_buff *skb,
  579. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  580. {
  581. unsigned int head_len = skb_headlen(skb);
  582. unsigned int len_left = skb->len - head_len;
  583. unsigned int hdr_len = skb_transport_offset(skb);
  584. unsigned int csum_offset = hdr_len + skb->csum_offset;
  585. int eop = (len_left == 0);
  586. /* Queue the main skb fragment. The fragments are no larger
  587. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  588. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  589. * per fragment is queued.
  590. */
  591. enic_queue_wq_desc_csum_l4(wq, skb,
  592. pci_map_single(enic->pdev, skb->data,
  593. head_len, PCI_DMA_TODEVICE),
  594. head_len,
  595. csum_offset,
  596. hdr_len,
  597. vlan_tag_insert, vlan_tag,
  598. eop, loopback);
  599. if (!eop)
  600. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  601. }
  602. static inline void enic_queue_wq_skb_tso(struct enic *enic,
  603. struct vnic_wq *wq, struct sk_buff *skb, unsigned int mss,
  604. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  605. {
  606. unsigned int frag_len_left = skb_headlen(skb);
  607. unsigned int len_left = skb->len - frag_len_left;
  608. unsigned int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  609. int eop = (len_left == 0);
  610. unsigned int len;
  611. dma_addr_t dma_addr;
  612. unsigned int offset = 0;
  613. skb_frag_t *frag;
  614. /* Preload TCP csum field with IP pseudo hdr calculated
  615. * with IP length set to zero. HW will later add in length
  616. * to each TCP segment resulting from the TSO.
  617. */
  618. if (skb->protocol == cpu_to_be16(ETH_P_IP)) {
  619. ip_hdr(skb)->check = 0;
  620. tcp_hdr(skb)->check = ~csum_tcpudp_magic(ip_hdr(skb)->saddr,
  621. ip_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  622. } else if (skb->protocol == cpu_to_be16(ETH_P_IPV6)) {
  623. tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
  624. &ipv6_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  625. }
  626. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  627. * for the main skb fragment
  628. */
  629. while (frag_len_left) {
  630. len = min(frag_len_left, (unsigned int)WQ_ENET_MAX_DESC_LEN);
  631. dma_addr = pci_map_single(enic->pdev, skb->data + offset,
  632. len, PCI_DMA_TODEVICE);
  633. enic_queue_wq_desc_tso(wq, skb,
  634. dma_addr,
  635. len,
  636. mss, hdr_len,
  637. vlan_tag_insert, vlan_tag,
  638. eop && (len == frag_len_left), loopback);
  639. frag_len_left -= len;
  640. offset += len;
  641. }
  642. if (eop)
  643. return;
  644. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  645. * for additional data fragments
  646. */
  647. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  648. len_left -= frag->size;
  649. frag_len_left = frag->size;
  650. offset = frag->page_offset;
  651. while (frag_len_left) {
  652. len = min(frag_len_left,
  653. (unsigned int)WQ_ENET_MAX_DESC_LEN);
  654. dma_addr = pci_map_page(enic->pdev, frag->page,
  655. offset, len,
  656. PCI_DMA_TODEVICE);
  657. enic_queue_wq_desc_cont(wq, skb,
  658. dma_addr,
  659. len,
  660. (len_left == 0) &&
  661. (len == frag_len_left), /* EOP? */
  662. loopback);
  663. frag_len_left -= len;
  664. offset += len;
  665. }
  666. }
  667. }
  668. static inline void enic_queue_wq_skb(struct enic *enic,
  669. struct vnic_wq *wq, struct sk_buff *skb)
  670. {
  671. unsigned int mss = skb_shinfo(skb)->gso_size;
  672. unsigned int vlan_tag = 0;
  673. int vlan_tag_insert = 0;
  674. int loopback = 0;
  675. if (vlan_tx_tag_present(skb)) {
  676. /* VLAN tag from trunking driver */
  677. vlan_tag_insert = 1;
  678. vlan_tag = vlan_tx_tag_get(skb);
  679. } else if (enic->loop_enable) {
  680. vlan_tag = enic->loop_tag;
  681. loopback = 1;
  682. }
  683. if (mss)
  684. enic_queue_wq_skb_tso(enic, wq, skb, mss,
  685. vlan_tag_insert, vlan_tag, loopback);
  686. else if (skb->ip_summed == CHECKSUM_PARTIAL)
  687. enic_queue_wq_skb_csum_l4(enic, wq, skb,
  688. vlan_tag_insert, vlan_tag, loopback);
  689. else
  690. enic_queue_wq_skb_vlan(enic, wq, skb,
  691. vlan_tag_insert, vlan_tag, loopback);
  692. }
  693. /* netif_tx_lock held, process context with BHs disabled, or BH */
  694. static netdev_tx_t enic_hard_start_xmit(struct sk_buff *skb,
  695. struct net_device *netdev)
  696. {
  697. struct enic *enic = netdev_priv(netdev);
  698. struct vnic_wq *wq = &enic->wq[0];
  699. unsigned long flags;
  700. if (skb->len <= 0) {
  701. dev_kfree_skb(skb);
  702. return NETDEV_TX_OK;
  703. }
  704. /* Non-TSO sends must fit within ENIC_NON_TSO_MAX_DESC descs,
  705. * which is very likely. In the off chance it's going to take
  706. * more than * ENIC_NON_TSO_MAX_DESC, linearize the skb.
  707. */
  708. if (skb_shinfo(skb)->gso_size == 0 &&
  709. skb_shinfo(skb)->nr_frags + 1 > ENIC_NON_TSO_MAX_DESC &&
  710. skb_linearize(skb)) {
  711. dev_kfree_skb(skb);
  712. return NETDEV_TX_OK;
  713. }
  714. spin_lock_irqsave(&enic->wq_lock[0], flags);
  715. if (vnic_wq_desc_avail(wq) <
  716. skb_shinfo(skb)->nr_frags + ENIC_DESC_MAX_SPLITS) {
  717. netif_stop_queue(netdev);
  718. /* This is a hard error, log it */
  719. netdev_err(netdev, "BUG! Tx ring full when queue awake!\n");
  720. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  721. return NETDEV_TX_BUSY;
  722. }
  723. enic_queue_wq_skb(enic, wq, skb);
  724. if (vnic_wq_desc_avail(wq) < MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS)
  725. netif_stop_queue(netdev);
  726. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  727. return NETDEV_TX_OK;
  728. }
  729. /* dev_base_lock rwlock held, nominally process context */
  730. static struct net_device_stats *enic_get_stats(struct net_device *netdev)
  731. {
  732. struct enic *enic = netdev_priv(netdev);
  733. struct net_device_stats *net_stats = &netdev->stats;
  734. struct vnic_stats *stats;
  735. enic_dev_stats_dump(enic, &stats);
  736. net_stats->tx_packets = stats->tx.tx_frames_ok;
  737. net_stats->tx_bytes = stats->tx.tx_bytes_ok;
  738. net_stats->tx_errors = stats->tx.tx_errors;
  739. net_stats->tx_dropped = stats->tx.tx_drops;
  740. net_stats->rx_packets = stats->rx.rx_frames_ok;
  741. net_stats->rx_bytes = stats->rx.rx_bytes_ok;
  742. net_stats->rx_errors = stats->rx.rx_errors;
  743. net_stats->multicast = stats->rx.rx_multicast_frames_ok;
  744. net_stats->rx_over_errors = enic->rq_truncated_pkts;
  745. net_stats->rx_crc_errors = enic->rq_bad_fcs;
  746. net_stats->rx_dropped = stats->rx.rx_no_bufs + stats->rx.rx_drop;
  747. return net_stats;
  748. }
  749. static void enic_reset_multicast_list(struct enic *enic)
  750. {
  751. enic->mc_count = 0;
  752. enic->flags = 0;
  753. }
  754. static int enic_set_mac_addr(struct net_device *netdev, char *addr)
  755. {
  756. struct enic *enic = netdev_priv(netdev);
  757. if (enic_is_dynamic(enic)) {
  758. if (!is_valid_ether_addr(addr) && !is_zero_ether_addr(addr))
  759. return -EADDRNOTAVAIL;
  760. } else {
  761. if (!is_valid_ether_addr(addr))
  762. return -EADDRNOTAVAIL;
  763. }
  764. memcpy(netdev->dev_addr, addr, netdev->addr_len);
  765. return 0;
  766. }
  767. static int enic_dev_add_station_addr(struct enic *enic)
  768. {
  769. int err = 0;
  770. if (is_valid_ether_addr(enic->netdev->dev_addr)) {
  771. spin_lock(&enic->devcmd_lock);
  772. err = vnic_dev_add_addr(enic->vdev, enic->netdev->dev_addr);
  773. spin_unlock(&enic->devcmd_lock);
  774. }
  775. return err;
  776. }
  777. static int enic_dev_del_station_addr(struct enic *enic)
  778. {
  779. int err = 0;
  780. if (is_valid_ether_addr(enic->netdev->dev_addr)) {
  781. spin_lock(&enic->devcmd_lock);
  782. err = vnic_dev_del_addr(enic->vdev, enic->netdev->dev_addr);
  783. spin_unlock(&enic->devcmd_lock);
  784. }
  785. return err;
  786. }
  787. static int enic_set_mac_address_dynamic(struct net_device *netdev, void *p)
  788. {
  789. struct enic *enic = netdev_priv(netdev);
  790. struct sockaddr *saddr = p;
  791. char *addr = saddr->sa_data;
  792. int err;
  793. if (netif_running(enic->netdev)) {
  794. err = enic_dev_del_station_addr(enic);
  795. if (err)
  796. return err;
  797. }
  798. err = enic_set_mac_addr(netdev, addr);
  799. if (err)
  800. return err;
  801. if (netif_running(enic->netdev)) {
  802. err = enic_dev_add_station_addr(enic);
  803. if (err)
  804. return err;
  805. }
  806. return err;
  807. }
  808. static int enic_set_mac_address(struct net_device *netdev, void *p)
  809. {
  810. struct sockaddr *saddr = p;
  811. char *addr = saddr->sa_data;
  812. struct enic *enic = netdev_priv(netdev);
  813. int err;
  814. err = enic_dev_del_station_addr(enic);
  815. if (err)
  816. return err;
  817. err = enic_set_mac_addr(netdev, addr);
  818. if (err)
  819. return err;
  820. return enic_dev_add_station_addr(enic);
  821. }
  822. static int enic_dev_packet_filter(struct enic *enic, int directed,
  823. int multicast, int broadcast, int promisc, int allmulti)
  824. {
  825. int err;
  826. spin_lock(&enic->devcmd_lock);
  827. err = vnic_dev_packet_filter(enic->vdev, directed,
  828. multicast, broadcast, promisc, allmulti);
  829. spin_unlock(&enic->devcmd_lock);
  830. return err;
  831. }
  832. static int enic_dev_add_multicast_addr(struct enic *enic, u8 *addr)
  833. {
  834. int err;
  835. spin_lock(&enic->devcmd_lock);
  836. err = vnic_dev_add_addr(enic->vdev, addr);
  837. spin_unlock(&enic->devcmd_lock);
  838. return err;
  839. }
  840. static int enic_dev_del_multicast_addr(struct enic *enic, u8 *addr)
  841. {
  842. int err;
  843. spin_lock(&enic->devcmd_lock);
  844. err = vnic_dev_del_addr(enic->vdev, addr);
  845. spin_unlock(&enic->devcmd_lock);
  846. return err;
  847. }
  848. /* netif_tx_lock held, BHs disabled */
  849. static void enic_set_multicast_list(struct net_device *netdev)
  850. {
  851. struct enic *enic = netdev_priv(netdev);
  852. struct netdev_hw_addr *ha;
  853. int directed = 1;
  854. int multicast = (netdev->flags & IFF_MULTICAST) ? 1 : 0;
  855. int broadcast = (netdev->flags & IFF_BROADCAST) ? 1 : 0;
  856. int promisc = (netdev->flags & IFF_PROMISC) ? 1 : 0;
  857. unsigned int mc_count = netdev_mc_count(netdev);
  858. int allmulti = (netdev->flags & IFF_ALLMULTI) ||
  859. mc_count > ENIC_MULTICAST_PERFECT_FILTERS;
  860. unsigned int flags = netdev->flags | (allmulti ? IFF_ALLMULTI : 0);
  861. u8 mc_addr[ENIC_MULTICAST_PERFECT_FILTERS][ETH_ALEN];
  862. unsigned int i, j;
  863. if (mc_count > ENIC_MULTICAST_PERFECT_FILTERS)
  864. mc_count = ENIC_MULTICAST_PERFECT_FILTERS;
  865. if (enic->flags != flags) {
  866. enic->flags = flags;
  867. enic_dev_packet_filter(enic, directed,
  868. multicast, broadcast, promisc, allmulti);
  869. }
  870. /* Is there an easier way? Trying to minimize to
  871. * calls to add/del multicast addrs. We keep the
  872. * addrs from the last call in enic->mc_addr and
  873. * look for changes to add/del.
  874. */
  875. i = 0;
  876. netdev_for_each_mc_addr(ha, netdev) {
  877. if (i == mc_count)
  878. break;
  879. memcpy(mc_addr[i++], ha->addr, ETH_ALEN);
  880. }
  881. for (i = 0; i < enic->mc_count; i++) {
  882. for (j = 0; j < mc_count; j++)
  883. if (compare_ether_addr(enic->mc_addr[i],
  884. mc_addr[j]) == 0)
  885. break;
  886. if (j == mc_count)
  887. enic_dev_del_multicast_addr(enic, enic->mc_addr[i]);
  888. }
  889. for (i = 0; i < mc_count; i++) {
  890. for (j = 0; j < enic->mc_count; j++)
  891. if (compare_ether_addr(mc_addr[i],
  892. enic->mc_addr[j]) == 0)
  893. break;
  894. if (j == enic->mc_count)
  895. enic_dev_add_multicast_addr(enic, mc_addr[i]);
  896. }
  897. /* Save the list to compare against next time
  898. */
  899. for (i = 0; i < mc_count; i++)
  900. memcpy(enic->mc_addr[i], mc_addr[i], ETH_ALEN);
  901. enic->mc_count = mc_count;
  902. }
  903. /* rtnl lock is held */
  904. static void enic_vlan_rx_register(struct net_device *netdev,
  905. struct vlan_group *vlan_group)
  906. {
  907. struct enic *enic = netdev_priv(netdev);
  908. enic->vlan_group = vlan_group;
  909. }
  910. /* rtnl lock is held */
  911. static void enic_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
  912. {
  913. struct enic *enic = netdev_priv(netdev);
  914. spin_lock(&enic->devcmd_lock);
  915. enic_add_vlan(enic, vid);
  916. spin_unlock(&enic->devcmd_lock);
  917. }
  918. /* rtnl lock is held */
  919. static void enic_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
  920. {
  921. struct enic *enic = netdev_priv(netdev);
  922. spin_lock(&enic->devcmd_lock);
  923. enic_del_vlan(enic, vid);
  924. spin_unlock(&enic->devcmd_lock);
  925. }
  926. /* netif_tx_lock held, BHs disabled */
  927. static void enic_tx_timeout(struct net_device *netdev)
  928. {
  929. struct enic *enic = netdev_priv(netdev);
  930. schedule_work(&enic->reset);
  931. }
  932. static int enic_vnic_dev_deinit(struct enic *enic)
  933. {
  934. int err;
  935. spin_lock(&enic->devcmd_lock);
  936. err = vnic_dev_deinit(enic->vdev);
  937. spin_unlock(&enic->devcmd_lock);
  938. return err;
  939. }
  940. static int enic_dev_init_prov(struct enic *enic, struct vic_provinfo *vp)
  941. {
  942. int err;
  943. spin_lock(&enic->devcmd_lock);
  944. err = vnic_dev_init_prov(enic->vdev,
  945. (u8 *)vp, vic_provinfo_size(vp));
  946. spin_unlock(&enic->devcmd_lock);
  947. return err;
  948. }
  949. static int enic_dev_init_done(struct enic *enic, int *done, int *error)
  950. {
  951. int err;
  952. spin_lock(&enic->devcmd_lock);
  953. err = vnic_dev_init_done(enic->vdev, done, error);
  954. spin_unlock(&enic->devcmd_lock);
  955. return err;
  956. }
  957. static int enic_set_port_profile(struct enic *enic, u8 *mac)
  958. {
  959. struct vic_provinfo *vp;
  960. u8 oui[3] = VIC_PROVINFO_CISCO_OUI;
  961. char uuid_str[38];
  962. int err;
  963. err = enic_vnic_dev_deinit(enic);
  964. if (err)
  965. return err;
  966. switch (enic->pp.request) {
  967. case PORT_REQUEST_ASSOCIATE:
  968. if (!(enic->pp.set & ENIC_SET_NAME) || !strlen(enic->pp.name))
  969. return -EINVAL;
  970. if (!is_valid_ether_addr(mac))
  971. return -EADDRNOTAVAIL;
  972. vp = vic_provinfo_alloc(GFP_KERNEL, oui,
  973. VIC_PROVINFO_LINUX_TYPE);
  974. if (!vp)
  975. return -ENOMEM;
  976. vic_provinfo_add_tlv(vp,
  977. VIC_LINUX_PROV_TLV_PORT_PROFILE_NAME_STR,
  978. strlen(enic->pp.name) + 1, enic->pp.name);
  979. vic_provinfo_add_tlv(vp,
  980. VIC_LINUX_PROV_TLV_CLIENT_MAC_ADDR,
  981. ETH_ALEN, mac);
  982. if (enic->pp.set & ENIC_SET_INSTANCE) {
  983. sprintf(uuid_str, "%pUB", enic->pp.instance_uuid);
  984. vic_provinfo_add_tlv(vp,
  985. VIC_LINUX_PROV_TLV_CLIENT_UUID_STR,
  986. sizeof(uuid_str), uuid_str);
  987. }
  988. if (enic->pp.set & ENIC_SET_HOST) {
  989. sprintf(uuid_str, "%pUB", enic->pp.host_uuid);
  990. vic_provinfo_add_tlv(vp,
  991. VIC_LINUX_PROV_TLV_HOST_UUID_STR,
  992. sizeof(uuid_str), uuid_str);
  993. }
  994. err = enic_dev_init_prov(enic, vp);
  995. vic_provinfo_free(vp);
  996. if (err)
  997. return err;
  998. break;
  999. case PORT_REQUEST_DISASSOCIATE:
  1000. break;
  1001. default:
  1002. return -EINVAL;
  1003. }
  1004. enic->pp.set |= ENIC_SET_APPLIED;
  1005. return 0;
  1006. }
  1007. static int enic_set_vf_port(struct net_device *netdev, int vf,
  1008. struct nlattr *port[])
  1009. {
  1010. struct enic *enic = netdev_priv(netdev);
  1011. memset(&enic->pp, 0, sizeof(enic->pp));
  1012. if (port[IFLA_PORT_REQUEST]) {
  1013. enic->pp.set |= ENIC_SET_REQUEST;
  1014. enic->pp.request = nla_get_u8(port[IFLA_PORT_REQUEST]);
  1015. }
  1016. if (port[IFLA_PORT_PROFILE]) {
  1017. enic->pp.set |= ENIC_SET_NAME;
  1018. memcpy(enic->pp.name, nla_data(port[IFLA_PORT_PROFILE]),
  1019. PORT_PROFILE_MAX);
  1020. }
  1021. if (port[IFLA_PORT_INSTANCE_UUID]) {
  1022. enic->pp.set |= ENIC_SET_INSTANCE;
  1023. memcpy(enic->pp.instance_uuid,
  1024. nla_data(port[IFLA_PORT_INSTANCE_UUID]), PORT_UUID_MAX);
  1025. }
  1026. if (port[IFLA_PORT_HOST_UUID]) {
  1027. enic->pp.set |= ENIC_SET_HOST;
  1028. memcpy(enic->pp.host_uuid,
  1029. nla_data(port[IFLA_PORT_HOST_UUID]), PORT_UUID_MAX);
  1030. }
  1031. /* don't support VFs, yet */
  1032. if (vf != PORT_SELF_VF)
  1033. return -EOPNOTSUPP;
  1034. if (!(enic->pp.set & ENIC_SET_REQUEST))
  1035. return -EOPNOTSUPP;
  1036. if (enic->pp.request == PORT_REQUEST_ASSOCIATE) {
  1037. /* If the interface mac addr hasn't been assigned,
  1038. * assign a random mac addr before setting port-
  1039. * profile.
  1040. */
  1041. if (is_zero_ether_addr(netdev->dev_addr))
  1042. random_ether_addr(netdev->dev_addr);
  1043. }
  1044. return enic_set_port_profile(enic, netdev->dev_addr);
  1045. }
  1046. static int enic_get_vf_port(struct net_device *netdev, int vf,
  1047. struct sk_buff *skb)
  1048. {
  1049. struct enic *enic = netdev_priv(netdev);
  1050. int err, error, done;
  1051. u16 response = PORT_PROFILE_RESPONSE_SUCCESS;
  1052. if (!(enic->pp.set & ENIC_SET_APPLIED))
  1053. return -ENODATA;
  1054. err = enic_dev_init_done(enic, &done, &error);
  1055. if (err)
  1056. error = err;
  1057. switch (error) {
  1058. case ERR_SUCCESS:
  1059. if (!done)
  1060. response = PORT_PROFILE_RESPONSE_INPROGRESS;
  1061. break;
  1062. case ERR_EINVAL:
  1063. response = PORT_PROFILE_RESPONSE_INVALID;
  1064. break;
  1065. case ERR_EBADSTATE:
  1066. response = PORT_PROFILE_RESPONSE_BADSTATE;
  1067. break;
  1068. case ERR_ENOMEM:
  1069. response = PORT_PROFILE_RESPONSE_INSUFFICIENT_RESOURCES;
  1070. break;
  1071. default:
  1072. response = PORT_PROFILE_RESPONSE_ERROR;
  1073. break;
  1074. }
  1075. NLA_PUT_U16(skb, IFLA_PORT_REQUEST, enic->pp.request);
  1076. NLA_PUT_U16(skb, IFLA_PORT_RESPONSE, response);
  1077. if (enic->pp.set & ENIC_SET_NAME)
  1078. NLA_PUT(skb, IFLA_PORT_PROFILE, PORT_PROFILE_MAX,
  1079. enic->pp.name);
  1080. if (enic->pp.set & ENIC_SET_INSTANCE)
  1081. NLA_PUT(skb, IFLA_PORT_INSTANCE_UUID, PORT_UUID_MAX,
  1082. enic->pp.instance_uuid);
  1083. if (enic->pp.set & ENIC_SET_HOST)
  1084. NLA_PUT(skb, IFLA_PORT_HOST_UUID, PORT_UUID_MAX,
  1085. enic->pp.host_uuid);
  1086. return 0;
  1087. nla_put_failure:
  1088. return -EMSGSIZE;
  1089. }
  1090. static void enic_free_rq_buf(struct vnic_rq *rq, struct vnic_rq_buf *buf)
  1091. {
  1092. struct enic *enic = vnic_dev_priv(rq->vdev);
  1093. if (!buf->os_buf)
  1094. return;
  1095. pci_unmap_single(enic->pdev, buf->dma_addr,
  1096. buf->len, PCI_DMA_FROMDEVICE);
  1097. dev_kfree_skb_any(buf->os_buf);
  1098. }
  1099. static int enic_rq_alloc_buf(struct vnic_rq *rq)
  1100. {
  1101. struct enic *enic = vnic_dev_priv(rq->vdev);
  1102. struct net_device *netdev = enic->netdev;
  1103. struct sk_buff *skb;
  1104. unsigned int len = netdev->mtu + VLAN_ETH_HLEN;
  1105. unsigned int os_buf_index = 0;
  1106. dma_addr_t dma_addr;
  1107. skb = netdev_alloc_skb_ip_align(netdev, len);
  1108. if (!skb)
  1109. return -ENOMEM;
  1110. dma_addr = pci_map_single(enic->pdev, skb->data,
  1111. len, PCI_DMA_FROMDEVICE);
  1112. enic_queue_rq_desc(rq, skb, os_buf_index,
  1113. dma_addr, len);
  1114. return 0;
  1115. }
  1116. static int enic_rq_alloc_buf_a1(struct vnic_rq *rq)
  1117. {
  1118. struct rq_enet_desc *desc = vnic_rq_next_desc(rq);
  1119. if (vnic_rq_posting_soon(rq)) {
  1120. /* SW workaround for A0 HW erratum: if we're just about
  1121. * to write posted_index, insert a dummy desc
  1122. * of type resvd
  1123. */
  1124. rq_enet_desc_enc(desc, 0, RQ_ENET_TYPE_RESV2, 0);
  1125. vnic_rq_post(rq, 0, 0, 0, 0);
  1126. } else {
  1127. return enic_rq_alloc_buf(rq);
  1128. }
  1129. return 0;
  1130. }
  1131. static int enic_dev_hw_version(struct enic *enic,
  1132. enum vnic_dev_hw_version *hw_ver)
  1133. {
  1134. int err;
  1135. spin_lock(&enic->devcmd_lock);
  1136. err = vnic_dev_hw_version(enic->vdev, hw_ver);
  1137. spin_unlock(&enic->devcmd_lock);
  1138. return err;
  1139. }
  1140. static int enic_set_rq_alloc_buf(struct enic *enic)
  1141. {
  1142. enum vnic_dev_hw_version hw_ver;
  1143. int err;
  1144. err = enic_dev_hw_version(enic, &hw_ver);
  1145. if (err)
  1146. return err;
  1147. switch (hw_ver) {
  1148. case VNIC_DEV_HW_VER_A1:
  1149. enic->rq_alloc_buf = enic_rq_alloc_buf_a1;
  1150. break;
  1151. case VNIC_DEV_HW_VER_A2:
  1152. case VNIC_DEV_HW_VER_UNKNOWN:
  1153. enic->rq_alloc_buf = enic_rq_alloc_buf;
  1154. break;
  1155. default:
  1156. return -ENODEV;
  1157. }
  1158. return 0;
  1159. }
  1160. static void enic_rq_indicate_buf(struct vnic_rq *rq,
  1161. struct cq_desc *cq_desc, struct vnic_rq_buf *buf,
  1162. int skipped, void *opaque)
  1163. {
  1164. struct enic *enic = vnic_dev_priv(rq->vdev);
  1165. struct net_device *netdev = enic->netdev;
  1166. struct sk_buff *skb;
  1167. u8 type, color, eop, sop, ingress_port, vlan_stripped;
  1168. u8 fcoe, fcoe_sof, fcoe_fc_crc_ok, fcoe_enc_error, fcoe_eof;
  1169. u8 tcp_udp_csum_ok, udp, tcp, ipv4_csum_ok;
  1170. u8 ipv6, ipv4, ipv4_fragment, fcs_ok, rss_type, csum_not_calc;
  1171. u8 packet_error;
  1172. u16 q_number, completed_index, bytes_written, vlan_tci, checksum;
  1173. u32 rss_hash;
  1174. if (skipped)
  1175. return;
  1176. skb = buf->os_buf;
  1177. prefetch(skb->data - NET_IP_ALIGN);
  1178. pci_unmap_single(enic->pdev, buf->dma_addr,
  1179. buf->len, PCI_DMA_FROMDEVICE);
  1180. cq_enet_rq_desc_dec((struct cq_enet_rq_desc *)cq_desc,
  1181. &type, &color, &q_number, &completed_index,
  1182. &ingress_port, &fcoe, &eop, &sop, &rss_type,
  1183. &csum_not_calc, &rss_hash, &bytes_written,
  1184. &packet_error, &vlan_stripped, &vlan_tci, &checksum,
  1185. &fcoe_sof, &fcoe_fc_crc_ok, &fcoe_enc_error,
  1186. &fcoe_eof, &tcp_udp_csum_ok, &udp, &tcp,
  1187. &ipv4_csum_ok, &ipv6, &ipv4, &ipv4_fragment,
  1188. &fcs_ok);
  1189. if (packet_error) {
  1190. if (!fcs_ok) {
  1191. if (bytes_written > 0)
  1192. enic->rq_bad_fcs++;
  1193. else if (bytes_written == 0)
  1194. enic->rq_truncated_pkts++;
  1195. }
  1196. dev_kfree_skb_any(skb);
  1197. return;
  1198. }
  1199. if (eop && bytes_written > 0) {
  1200. /* Good receive
  1201. */
  1202. skb_put(skb, bytes_written);
  1203. skb->protocol = eth_type_trans(skb, netdev);
  1204. if (enic->csum_rx_enabled && !csum_not_calc) {
  1205. skb->csum = htons(checksum);
  1206. skb->ip_summed = CHECKSUM_COMPLETE;
  1207. }
  1208. skb->dev = netdev;
  1209. if (enic->vlan_group && vlan_stripped &&
  1210. (vlan_tci & CQ_ENET_RQ_DESC_VLAN_TCI_VLAN_MASK)) {
  1211. if (netdev->features & NETIF_F_GRO)
  1212. vlan_gro_receive(&enic->napi[q_number],
  1213. enic->vlan_group, vlan_tci, skb);
  1214. else
  1215. vlan_hwaccel_receive_skb(skb,
  1216. enic->vlan_group, vlan_tci);
  1217. } else {
  1218. if (netdev->features & NETIF_F_GRO)
  1219. napi_gro_receive(&enic->napi[q_number], skb);
  1220. else
  1221. netif_receive_skb(skb);
  1222. }
  1223. } else {
  1224. /* Buffer overflow
  1225. */
  1226. dev_kfree_skb_any(skb);
  1227. }
  1228. }
  1229. static int enic_rq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  1230. u8 type, u16 q_number, u16 completed_index, void *opaque)
  1231. {
  1232. struct enic *enic = vnic_dev_priv(vdev);
  1233. vnic_rq_service(&enic->rq[q_number], cq_desc,
  1234. completed_index, VNIC_RQ_RETURN_DESC,
  1235. enic_rq_indicate_buf, opaque);
  1236. return 0;
  1237. }
  1238. static int enic_poll(struct napi_struct *napi, int budget)
  1239. {
  1240. struct net_device *netdev = napi->dev;
  1241. struct enic *enic = netdev_priv(netdev);
  1242. unsigned int cq_rq = enic_cq_rq(enic, 0);
  1243. unsigned int cq_wq = enic_cq_wq(enic, 0);
  1244. unsigned int intr = enic_legacy_io_intr();
  1245. unsigned int rq_work_to_do = budget;
  1246. unsigned int wq_work_to_do = -1; /* no limit */
  1247. unsigned int work_done, rq_work_done, wq_work_done;
  1248. int err;
  1249. /* Service RQ (first) and WQ
  1250. */
  1251. rq_work_done = vnic_cq_service(&enic->cq[cq_rq],
  1252. rq_work_to_do, enic_rq_service, NULL);
  1253. wq_work_done = vnic_cq_service(&enic->cq[cq_wq],
  1254. wq_work_to_do, enic_wq_service, NULL);
  1255. /* Accumulate intr event credits for this polling
  1256. * cycle. An intr event is the completion of a
  1257. * a WQ or RQ packet.
  1258. */
  1259. work_done = rq_work_done + wq_work_done;
  1260. if (work_done > 0)
  1261. vnic_intr_return_credits(&enic->intr[intr],
  1262. work_done,
  1263. 0 /* don't unmask intr */,
  1264. 0 /* don't reset intr timer */);
  1265. err = vnic_rq_fill(&enic->rq[0], enic->rq_alloc_buf);
  1266. /* Buffer allocation failed. Stay in polling
  1267. * mode so we can try to fill the ring again.
  1268. */
  1269. if (err)
  1270. rq_work_done = rq_work_to_do;
  1271. if (rq_work_done < rq_work_to_do) {
  1272. /* Some work done, but not enough to stay in polling,
  1273. * exit polling
  1274. */
  1275. napi_complete(napi);
  1276. vnic_intr_unmask(&enic->intr[intr]);
  1277. }
  1278. return rq_work_done;
  1279. }
  1280. static int enic_poll_msix(struct napi_struct *napi, int budget)
  1281. {
  1282. struct net_device *netdev = napi->dev;
  1283. struct enic *enic = netdev_priv(netdev);
  1284. unsigned int rq = (napi - &enic->napi[0]);
  1285. unsigned int cq = enic_cq_rq(enic, rq);
  1286. unsigned int intr = enic_msix_rq_intr(enic, rq);
  1287. unsigned int work_to_do = budget;
  1288. unsigned int work_done;
  1289. int err;
  1290. /* Service RQ
  1291. */
  1292. work_done = vnic_cq_service(&enic->cq[cq],
  1293. work_to_do, enic_rq_service, NULL);
  1294. /* Return intr event credits for this polling
  1295. * cycle. An intr event is the completion of a
  1296. * RQ packet.
  1297. */
  1298. if (work_done > 0)
  1299. vnic_intr_return_credits(&enic->intr[intr],
  1300. work_done,
  1301. 0 /* don't unmask intr */,
  1302. 0 /* don't reset intr timer */);
  1303. err = vnic_rq_fill(&enic->rq[rq], enic->rq_alloc_buf);
  1304. /* Buffer allocation failed. Stay in polling mode
  1305. * so we can try to fill the ring again.
  1306. */
  1307. if (err)
  1308. work_done = work_to_do;
  1309. if (work_done < work_to_do) {
  1310. /* Some work done, but not enough to stay in polling,
  1311. * exit polling
  1312. */
  1313. napi_complete(napi);
  1314. vnic_intr_unmask(&enic->intr[intr]);
  1315. }
  1316. return work_done;
  1317. }
  1318. static void enic_notify_timer(unsigned long data)
  1319. {
  1320. struct enic *enic = (struct enic *)data;
  1321. enic_notify_check(enic);
  1322. mod_timer(&enic->notify_timer,
  1323. round_jiffies(jiffies + ENIC_NOTIFY_TIMER_PERIOD));
  1324. }
  1325. static void enic_free_intr(struct enic *enic)
  1326. {
  1327. struct net_device *netdev = enic->netdev;
  1328. unsigned int i;
  1329. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1330. case VNIC_DEV_INTR_MODE_INTX:
  1331. free_irq(enic->pdev->irq, netdev);
  1332. break;
  1333. case VNIC_DEV_INTR_MODE_MSI:
  1334. free_irq(enic->pdev->irq, enic);
  1335. break;
  1336. case VNIC_DEV_INTR_MODE_MSIX:
  1337. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  1338. if (enic->msix[i].requested)
  1339. free_irq(enic->msix_entry[i].vector,
  1340. enic->msix[i].devid);
  1341. break;
  1342. default:
  1343. break;
  1344. }
  1345. }
  1346. static int enic_request_intr(struct enic *enic)
  1347. {
  1348. struct net_device *netdev = enic->netdev;
  1349. unsigned int i, intr;
  1350. int err = 0;
  1351. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1352. case VNIC_DEV_INTR_MODE_INTX:
  1353. err = request_irq(enic->pdev->irq, enic_isr_legacy,
  1354. IRQF_SHARED, netdev->name, netdev);
  1355. break;
  1356. case VNIC_DEV_INTR_MODE_MSI:
  1357. err = request_irq(enic->pdev->irq, enic_isr_msi,
  1358. 0, netdev->name, enic);
  1359. break;
  1360. case VNIC_DEV_INTR_MODE_MSIX:
  1361. for (i = 0; i < enic->rq_count; i++) {
  1362. intr = enic_msix_rq_intr(enic, i);
  1363. sprintf(enic->msix[intr].devname,
  1364. "%.11s-rx-%d", netdev->name, i);
  1365. enic->msix[intr].isr = enic_isr_msix_rq;
  1366. enic->msix[intr].devid = &enic->napi[i];
  1367. }
  1368. for (i = 0; i < enic->wq_count; i++) {
  1369. intr = enic_msix_wq_intr(enic, i);
  1370. sprintf(enic->msix[intr].devname,
  1371. "%.11s-tx-%d", netdev->name, i);
  1372. enic->msix[intr].isr = enic_isr_msix_wq;
  1373. enic->msix[intr].devid = enic;
  1374. }
  1375. intr = enic_msix_err_intr(enic);
  1376. sprintf(enic->msix[intr].devname,
  1377. "%.11s-err", netdev->name);
  1378. enic->msix[intr].isr = enic_isr_msix_err;
  1379. enic->msix[intr].devid = enic;
  1380. intr = enic_msix_notify_intr(enic);
  1381. sprintf(enic->msix[intr].devname,
  1382. "%.11s-notify", netdev->name);
  1383. enic->msix[intr].isr = enic_isr_msix_notify;
  1384. enic->msix[intr].devid = enic;
  1385. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  1386. enic->msix[i].requested = 0;
  1387. for (i = 0; i < enic->intr_count; i++) {
  1388. err = request_irq(enic->msix_entry[i].vector,
  1389. enic->msix[i].isr, 0,
  1390. enic->msix[i].devname,
  1391. enic->msix[i].devid);
  1392. if (err) {
  1393. enic_free_intr(enic);
  1394. break;
  1395. }
  1396. enic->msix[i].requested = 1;
  1397. }
  1398. break;
  1399. default:
  1400. break;
  1401. }
  1402. return err;
  1403. }
  1404. static void enic_synchronize_irqs(struct enic *enic)
  1405. {
  1406. unsigned int i;
  1407. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1408. case VNIC_DEV_INTR_MODE_INTX:
  1409. case VNIC_DEV_INTR_MODE_MSI:
  1410. synchronize_irq(enic->pdev->irq);
  1411. break;
  1412. case VNIC_DEV_INTR_MODE_MSIX:
  1413. for (i = 0; i < enic->intr_count; i++)
  1414. synchronize_irq(enic->msix_entry[i].vector);
  1415. break;
  1416. default:
  1417. break;
  1418. }
  1419. }
  1420. static int enic_dev_notify_set(struct enic *enic)
  1421. {
  1422. int err;
  1423. spin_lock(&enic->devcmd_lock);
  1424. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1425. case VNIC_DEV_INTR_MODE_INTX:
  1426. err = vnic_dev_notify_set(enic->vdev,
  1427. enic_legacy_notify_intr());
  1428. break;
  1429. case VNIC_DEV_INTR_MODE_MSIX:
  1430. err = vnic_dev_notify_set(enic->vdev,
  1431. enic_msix_notify_intr(enic));
  1432. break;
  1433. default:
  1434. err = vnic_dev_notify_set(enic->vdev, -1 /* no intr */);
  1435. break;
  1436. }
  1437. spin_unlock(&enic->devcmd_lock);
  1438. return err;
  1439. }
  1440. static int enic_dev_notify_unset(struct enic *enic)
  1441. {
  1442. int err;
  1443. spin_lock(&enic->devcmd_lock);
  1444. err = vnic_dev_notify_unset(enic->vdev);
  1445. spin_unlock(&enic->devcmd_lock);
  1446. return err;
  1447. }
  1448. static int enic_dev_enable(struct enic *enic)
  1449. {
  1450. int err;
  1451. spin_lock(&enic->devcmd_lock);
  1452. err = vnic_dev_enable_wait(enic->vdev);
  1453. spin_unlock(&enic->devcmd_lock);
  1454. return err;
  1455. }
  1456. static int enic_dev_disable(struct enic *enic)
  1457. {
  1458. int err;
  1459. spin_lock(&enic->devcmd_lock);
  1460. err = vnic_dev_disable(enic->vdev);
  1461. spin_unlock(&enic->devcmd_lock);
  1462. return err;
  1463. }
  1464. static void enic_notify_timer_start(struct enic *enic)
  1465. {
  1466. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1467. case VNIC_DEV_INTR_MODE_MSI:
  1468. mod_timer(&enic->notify_timer, jiffies);
  1469. break;
  1470. default:
  1471. /* Using intr for notification for INTx/MSI-X */
  1472. break;
  1473. };
  1474. }
  1475. /* rtnl lock is held, process context */
  1476. static int enic_open(struct net_device *netdev)
  1477. {
  1478. struct enic *enic = netdev_priv(netdev);
  1479. unsigned int i;
  1480. int err;
  1481. err = enic_request_intr(enic);
  1482. if (err) {
  1483. netdev_err(netdev, "Unable to request irq.\n");
  1484. return err;
  1485. }
  1486. err = enic_dev_notify_set(enic);
  1487. if (err) {
  1488. netdev_err(netdev,
  1489. "Failed to alloc notify buffer, aborting.\n");
  1490. goto err_out_free_intr;
  1491. }
  1492. for (i = 0; i < enic->rq_count; i++) {
  1493. vnic_rq_fill(&enic->rq[i], enic->rq_alloc_buf);
  1494. /* Need at least one buffer on ring to get going */
  1495. if (vnic_rq_desc_used(&enic->rq[i]) == 0) {
  1496. netdev_err(netdev, "Unable to alloc receive buffers\n");
  1497. err = -ENOMEM;
  1498. goto err_out_notify_unset;
  1499. }
  1500. }
  1501. for (i = 0; i < enic->wq_count; i++)
  1502. vnic_wq_enable(&enic->wq[i]);
  1503. for (i = 0; i < enic->rq_count; i++)
  1504. vnic_rq_enable(&enic->rq[i]);
  1505. enic_dev_add_station_addr(enic);
  1506. enic_set_multicast_list(netdev);
  1507. netif_wake_queue(netdev);
  1508. for (i = 0; i < enic->rq_count; i++)
  1509. napi_enable(&enic->napi[i]);
  1510. enic_dev_enable(enic);
  1511. for (i = 0; i < enic->intr_count; i++)
  1512. vnic_intr_unmask(&enic->intr[i]);
  1513. enic_notify_timer_start(enic);
  1514. return 0;
  1515. err_out_notify_unset:
  1516. enic_dev_notify_unset(enic);
  1517. err_out_free_intr:
  1518. enic_free_intr(enic);
  1519. return err;
  1520. }
  1521. /* rtnl lock is held, process context */
  1522. static int enic_stop(struct net_device *netdev)
  1523. {
  1524. struct enic *enic = netdev_priv(netdev);
  1525. unsigned int i;
  1526. int err;
  1527. for (i = 0; i < enic->intr_count; i++) {
  1528. vnic_intr_mask(&enic->intr[i]);
  1529. (void)vnic_intr_masked(&enic->intr[i]); /* flush write */
  1530. }
  1531. enic_synchronize_irqs(enic);
  1532. del_timer_sync(&enic->notify_timer);
  1533. enic_dev_disable(enic);
  1534. for (i = 0; i < enic->rq_count; i++)
  1535. napi_disable(&enic->napi[i]);
  1536. netif_carrier_off(netdev);
  1537. netif_tx_disable(netdev);
  1538. enic_dev_del_station_addr(enic);
  1539. for (i = 0; i < enic->wq_count; i++) {
  1540. err = vnic_wq_disable(&enic->wq[i]);
  1541. if (err)
  1542. return err;
  1543. }
  1544. for (i = 0; i < enic->rq_count; i++) {
  1545. err = vnic_rq_disable(&enic->rq[i]);
  1546. if (err)
  1547. return err;
  1548. }
  1549. enic_dev_notify_unset(enic);
  1550. enic_free_intr(enic);
  1551. for (i = 0; i < enic->wq_count; i++)
  1552. vnic_wq_clean(&enic->wq[i], enic_free_wq_buf);
  1553. for (i = 0; i < enic->rq_count; i++)
  1554. vnic_rq_clean(&enic->rq[i], enic_free_rq_buf);
  1555. for (i = 0; i < enic->cq_count; i++)
  1556. vnic_cq_clean(&enic->cq[i]);
  1557. for (i = 0; i < enic->intr_count; i++)
  1558. vnic_intr_clean(&enic->intr[i]);
  1559. return 0;
  1560. }
  1561. static int enic_change_mtu(struct net_device *netdev, int new_mtu)
  1562. {
  1563. struct enic *enic = netdev_priv(netdev);
  1564. int running = netif_running(netdev);
  1565. if (new_mtu < ENIC_MIN_MTU || new_mtu > ENIC_MAX_MTU)
  1566. return -EINVAL;
  1567. if (running)
  1568. enic_stop(netdev);
  1569. netdev->mtu = new_mtu;
  1570. if (netdev->mtu > enic->port_mtu)
  1571. netdev_warn(netdev,
  1572. "interface MTU (%d) set higher than port MTU (%d)\n",
  1573. netdev->mtu, enic->port_mtu);
  1574. if (running)
  1575. enic_open(netdev);
  1576. return 0;
  1577. }
  1578. #ifdef CONFIG_NET_POLL_CONTROLLER
  1579. static void enic_poll_controller(struct net_device *netdev)
  1580. {
  1581. struct enic *enic = netdev_priv(netdev);
  1582. struct vnic_dev *vdev = enic->vdev;
  1583. unsigned int i, intr;
  1584. switch (vnic_dev_get_intr_mode(vdev)) {
  1585. case VNIC_DEV_INTR_MODE_MSIX:
  1586. for (i = 0; i < enic->rq_count; i++) {
  1587. intr = enic_msix_rq_intr(enic, i);
  1588. enic_isr_msix_rq(enic->msix_entry[intr].vector, enic);
  1589. }
  1590. intr = enic_msix_wq_intr(enic, i);
  1591. enic_isr_msix_wq(enic->msix_entry[intr].vector, enic);
  1592. break;
  1593. case VNIC_DEV_INTR_MODE_MSI:
  1594. enic_isr_msi(enic->pdev->irq, enic);
  1595. break;
  1596. case VNIC_DEV_INTR_MODE_INTX:
  1597. enic_isr_legacy(enic->pdev->irq, netdev);
  1598. break;
  1599. default:
  1600. break;
  1601. }
  1602. }
  1603. #endif
  1604. static int enic_dev_wait(struct vnic_dev *vdev,
  1605. int (*start)(struct vnic_dev *, int),
  1606. int (*finished)(struct vnic_dev *, int *),
  1607. int arg)
  1608. {
  1609. unsigned long time;
  1610. int done;
  1611. int err;
  1612. BUG_ON(in_interrupt());
  1613. err = start(vdev, arg);
  1614. if (err)
  1615. return err;
  1616. /* Wait for func to complete...2 seconds max
  1617. */
  1618. time = jiffies + (HZ * 2);
  1619. do {
  1620. err = finished(vdev, &done);
  1621. if (err)
  1622. return err;
  1623. if (done)
  1624. return 0;
  1625. schedule_timeout_uninterruptible(HZ / 10);
  1626. } while (time_after(time, jiffies));
  1627. return -ETIMEDOUT;
  1628. }
  1629. static int enic_dev_open(struct enic *enic)
  1630. {
  1631. int err;
  1632. err = enic_dev_wait(enic->vdev, vnic_dev_open,
  1633. vnic_dev_open_done, 0);
  1634. if (err)
  1635. dev_err(enic_get_dev(enic), "vNIC device open failed, err %d\n",
  1636. err);
  1637. return err;
  1638. }
  1639. static int enic_dev_hang_reset(struct enic *enic)
  1640. {
  1641. int err;
  1642. err = enic_dev_wait(enic->vdev, vnic_dev_hang_reset,
  1643. vnic_dev_hang_reset_done, 0);
  1644. if (err)
  1645. netdev_err(enic->netdev, "vNIC hang reset failed, err %d\n",
  1646. err);
  1647. return err;
  1648. }
  1649. static int enic_set_rsskey(struct enic *enic)
  1650. {
  1651. u64 rss_key_buf_pa;
  1652. union vnic_rss_key *rss_key_buf_va = NULL;
  1653. union vnic_rss_key rss_key = {
  1654. .key[0].b = {85, 67, 83, 97, 119, 101, 115, 111, 109, 101},
  1655. .key[1].b = {80, 65, 76, 79, 117, 110, 105, 113, 117, 101},
  1656. .key[2].b = {76, 73, 78, 85, 88, 114, 111, 99, 107, 115},
  1657. .key[3].b = {69, 78, 73, 67, 105, 115, 99, 111, 111, 108},
  1658. };
  1659. int err;
  1660. rss_key_buf_va = pci_alloc_consistent(enic->pdev,
  1661. sizeof(union vnic_rss_key), &rss_key_buf_pa);
  1662. if (!rss_key_buf_va)
  1663. return -ENOMEM;
  1664. memcpy(rss_key_buf_va, &rss_key, sizeof(union vnic_rss_key));
  1665. spin_lock(&enic->devcmd_lock);
  1666. err = enic_set_rss_key(enic,
  1667. rss_key_buf_pa,
  1668. sizeof(union vnic_rss_key));
  1669. spin_unlock(&enic->devcmd_lock);
  1670. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_key),
  1671. rss_key_buf_va, rss_key_buf_pa);
  1672. return err;
  1673. }
  1674. static int enic_set_rsscpu(struct enic *enic, u8 rss_hash_bits)
  1675. {
  1676. u64 rss_cpu_buf_pa;
  1677. union vnic_rss_cpu *rss_cpu_buf_va = NULL;
  1678. unsigned int i;
  1679. int err;
  1680. rss_cpu_buf_va = pci_alloc_consistent(enic->pdev,
  1681. sizeof(union vnic_rss_cpu), &rss_cpu_buf_pa);
  1682. if (!rss_cpu_buf_va)
  1683. return -ENOMEM;
  1684. for (i = 0; i < (1 << rss_hash_bits); i++)
  1685. (*rss_cpu_buf_va).cpu[i/4].b[i%4] = i % enic->rq_count;
  1686. spin_lock(&enic->devcmd_lock);
  1687. err = enic_set_rss_cpu(enic,
  1688. rss_cpu_buf_pa,
  1689. sizeof(union vnic_rss_cpu));
  1690. spin_unlock(&enic->devcmd_lock);
  1691. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_cpu),
  1692. rss_cpu_buf_va, rss_cpu_buf_pa);
  1693. return err;
  1694. }
  1695. static int enic_set_niccfg(struct enic *enic, u8 rss_default_cpu,
  1696. u8 rss_hash_type, u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable)
  1697. {
  1698. const u8 tso_ipid_split_en = 0;
  1699. const u8 ig_vlan_strip_en = 1;
  1700. int err;
  1701. /* Enable VLAN tag stripping.
  1702. */
  1703. spin_lock(&enic->devcmd_lock);
  1704. err = enic_set_nic_cfg(enic,
  1705. rss_default_cpu, rss_hash_type,
  1706. rss_hash_bits, rss_base_cpu,
  1707. rss_enable, tso_ipid_split_en,
  1708. ig_vlan_strip_en);
  1709. spin_unlock(&enic->devcmd_lock);
  1710. return err;
  1711. }
  1712. static int enic_set_rss_nic_cfg(struct enic *enic)
  1713. {
  1714. struct device *dev = enic_get_dev(enic);
  1715. const u8 rss_default_cpu = 0;
  1716. const u8 rss_hash_type = NIC_CFG_RSS_HASH_TYPE_IPV4 |
  1717. NIC_CFG_RSS_HASH_TYPE_TCP_IPV4 |
  1718. NIC_CFG_RSS_HASH_TYPE_IPV6 |
  1719. NIC_CFG_RSS_HASH_TYPE_TCP_IPV6;
  1720. const u8 rss_hash_bits = 7;
  1721. const u8 rss_base_cpu = 0;
  1722. u8 rss_enable = ENIC_SETTING(enic, RSS) && (enic->rq_count > 1);
  1723. if (rss_enable) {
  1724. if (!enic_set_rsskey(enic)) {
  1725. if (enic_set_rsscpu(enic, rss_hash_bits)) {
  1726. rss_enable = 0;
  1727. dev_warn(dev, "RSS disabled, "
  1728. "Failed to set RSS cpu indirection table.");
  1729. }
  1730. } else {
  1731. rss_enable = 0;
  1732. dev_warn(dev, "RSS disabled, Failed to set RSS key.\n");
  1733. }
  1734. }
  1735. return enic_set_niccfg(enic, rss_default_cpu, rss_hash_type,
  1736. rss_hash_bits, rss_base_cpu, rss_enable);
  1737. }
  1738. static int enic_dev_hang_notify(struct enic *enic)
  1739. {
  1740. int err;
  1741. spin_lock(&enic->devcmd_lock);
  1742. err = vnic_dev_hang_notify(enic->vdev);
  1743. spin_unlock(&enic->devcmd_lock);
  1744. return err;
  1745. }
  1746. static int enic_dev_set_ig_vlan_rewrite_mode(struct enic *enic)
  1747. {
  1748. int err;
  1749. spin_lock(&enic->devcmd_lock);
  1750. err = vnic_dev_set_ig_vlan_rewrite_mode(enic->vdev,
  1751. IG_VLAN_REWRITE_MODE_PRIORITY_TAG_DEFAULT_VLAN);
  1752. spin_unlock(&enic->devcmd_lock);
  1753. return err;
  1754. }
  1755. static void enic_reset(struct work_struct *work)
  1756. {
  1757. struct enic *enic = container_of(work, struct enic, reset);
  1758. if (!netif_running(enic->netdev))
  1759. return;
  1760. rtnl_lock();
  1761. enic_dev_hang_notify(enic);
  1762. enic_stop(enic->netdev);
  1763. enic_dev_hang_reset(enic);
  1764. enic_reset_multicast_list(enic);
  1765. enic_init_vnic_resources(enic);
  1766. enic_set_rss_nic_cfg(enic);
  1767. enic_dev_set_ig_vlan_rewrite_mode(enic);
  1768. enic_open(enic->netdev);
  1769. rtnl_unlock();
  1770. }
  1771. static int enic_set_intr_mode(struct enic *enic)
  1772. {
  1773. unsigned int n = min_t(unsigned int, enic->rq_count, ENIC_RQ_MAX);
  1774. unsigned int m = 1;
  1775. unsigned int i;
  1776. /* Set interrupt mode (INTx, MSI, MSI-X) depending
  1777. * on system capabilities.
  1778. *
  1779. * Try MSI-X first
  1780. *
  1781. * We need n RQs, m WQs, n+m CQs, and n+m+2 INTRs
  1782. * (the second to last INTR is used for WQ/RQ errors)
  1783. * (the last INTR is used for notifications)
  1784. */
  1785. BUG_ON(ARRAY_SIZE(enic->msix_entry) < n + m + 2);
  1786. for (i = 0; i < n + m + 2; i++)
  1787. enic->msix_entry[i].entry = i;
  1788. /* Use multiple RQs if RSS is enabled
  1789. */
  1790. if (ENIC_SETTING(enic, RSS) &&
  1791. enic->config.intr_mode < 1 &&
  1792. enic->rq_count >= n &&
  1793. enic->wq_count >= m &&
  1794. enic->cq_count >= n + m &&
  1795. enic->intr_count >= n + m + 2) {
  1796. if (!pci_enable_msix(enic->pdev, enic->msix_entry, n + m + 2)) {
  1797. enic->rq_count = n;
  1798. enic->wq_count = m;
  1799. enic->cq_count = n + m;
  1800. enic->intr_count = n + m + 2;
  1801. vnic_dev_set_intr_mode(enic->vdev,
  1802. VNIC_DEV_INTR_MODE_MSIX);
  1803. return 0;
  1804. }
  1805. }
  1806. if (enic->config.intr_mode < 1 &&
  1807. enic->rq_count >= 1 &&
  1808. enic->wq_count >= m &&
  1809. enic->cq_count >= 1 + m &&
  1810. enic->intr_count >= 1 + m + 2) {
  1811. if (!pci_enable_msix(enic->pdev, enic->msix_entry, 1 + m + 2)) {
  1812. enic->rq_count = 1;
  1813. enic->wq_count = m;
  1814. enic->cq_count = 1 + m;
  1815. enic->intr_count = 1 + m + 2;
  1816. vnic_dev_set_intr_mode(enic->vdev,
  1817. VNIC_DEV_INTR_MODE_MSIX);
  1818. return 0;
  1819. }
  1820. }
  1821. /* Next try MSI
  1822. *
  1823. * We need 1 RQ, 1 WQ, 2 CQs, and 1 INTR
  1824. */
  1825. if (enic->config.intr_mode < 2 &&
  1826. enic->rq_count >= 1 &&
  1827. enic->wq_count >= 1 &&
  1828. enic->cq_count >= 2 &&
  1829. enic->intr_count >= 1 &&
  1830. !pci_enable_msi(enic->pdev)) {
  1831. enic->rq_count = 1;
  1832. enic->wq_count = 1;
  1833. enic->cq_count = 2;
  1834. enic->intr_count = 1;
  1835. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_MSI);
  1836. return 0;
  1837. }
  1838. /* Next try INTx
  1839. *
  1840. * We need 1 RQ, 1 WQ, 2 CQs, and 3 INTRs
  1841. * (the first INTR is used for WQ/RQ)
  1842. * (the second INTR is used for WQ/RQ errors)
  1843. * (the last INTR is used for notifications)
  1844. */
  1845. if (enic->config.intr_mode < 3 &&
  1846. enic->rq_count >= 1 &&
  1847. enic->wq_count >= 1 &&
  1848. enic->cq_count >= 2 &&
  1849. enic->intr_count >= 3) {
  1850. enic->rq_count = 1;
  1851. enic->wq_count = 1;
  1852. enic->cq_count = 2;
  1853. enic->intr_count = 3;
  1854. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_INTX);
  1855. return 0;
  1856. }
  1857. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1858. return -EINVAL;
  1859. }
  1860. static void enic_clear_intr_mode(struct enic *enic)
  1861. {
  1862. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1863. case VNIC_DEV_INTR_MODE_MSIX:
  1864. pci_disable_msix(enic->pdev);
  1865. break;
  1866. case VNIC_DEV_INTR_MODE_MSI:
  1867. pci_disable_msi(enic->pdev);
  1868. break;
  1869. default:
  1870. break;
  1871. }
  1872. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1873. }
  1874. static const struct net_device_ops enic_netdev_dynamic_ops = {
  1875. .ndo_open = enic_open,
  1876. .ndo_stop = enic_stop,
  1877. .ndo_start_xmit = enic_hard_start_xmit,
  1878. .ndo_get_stats = enic_get_stats,
  1879. .ndo_validate_addr = eth_validate_addr,
  1880. .ndo_set_multicast_list = enic_set_multicast_list,
  1881. .ndo_set_mac_address = enic_set_mac_address_dynamic,
  1882. .ndo_change_mtu = enic_change_mtu,
  1883. .ndo_vlan_rx_register = enic_vlan_rx_register,
  1884. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1885. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1886. .ndo_tx_timeout = enic_tx_timeout,
  1887. .ndo_set_vf_port = enic_set_vf_port,
  1888. .ndo_get_vf_port = enic_get_vf_port,
  1889. #ifdef CONFIG_NET_POLL_CONTROLLER
  1890. .ndo_poll_controller = enic_poll_controller,
  1891. #endif
  1892. };
  1893. static const struct net_device_ops enic_netdev_ops = {
  1894. .ndo_open = enic_open,
  1895. .ndo_stop = enic_stop,
  1896. .ndo_start_xmit = enic_hard_start_xmit,
  1897. .ndo_get_stats = enic_get_stats,
  1898. .ndo_validate_addr = eth_validate_addr,
  1899. .ndo_set_mac_address = enic_set_mac_address,
  1900. .ndo_set_multicast_list = enic_set_multicast_list,
  1901. .ndo_change_mtu = enic_change_mtu,
  1902. .ndo_vlan_rx_register = enic_vlan_rx_register,
  1903. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1904. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1905. .ndo_tx_timeout = enic_tx_timeout,
  1906. #ifdef CONFIG_NET_POLL_CONTROLLER
  1907. .ndo_poll_controller = enic_poll_controller,
  1908. #endif
  1909. };
  1910. static void enic_dev_deinit(struct enic *enic)
  1911. {
  1912. unsigned int i;
  1913. for (i = 0; i < enic->rq_count; i++)
  1914. netif_napi_del(&enic->napi[i]);
  1915. enic_free_vnic_resources(enic);
  1916. enic_clear_intr_mode(enic);
  1917. }
  1918. static int enic_dev_init(struct enic *enic)
  1919. {
  1920. struct device *dev = enic_get_dev(enic);
  1921. struct net_device *netdev = enic->netdev;
  1922. unsigned int i;
  1923. int err;
  1924. /* Get vNIC configuration
  1925. */
  1926. err = enic_get_vnic_config(enic);
  1927. if (err) {
  1928. dev_err(dev, "Get vNIC configuration failed, aborting\n");
  1929. return err;
  1930. }
  1931. /* Get available resource counts
  1932. */
  1933. enic_get_res_counts(enic);
  1934. /* Set interrupt mode based on resource counts and system
  1935. * capabilities
  1936. */
  1937. err = enic_set_intr_mode(enic);
  1938. if (err) {
  1939. dev_err(dev, "Failed to set intr mode based on resource "
  1940. "counts and system capabilities, aborting\n");
  1941. return err;
  1942. }
  1943. /* Allocate and configure vNIC resources
  1944. */
  1945. err = enic_alloc_vnic_resources(enic);
  1946. if (err) {
  1947. dev_err(dev, "Failed to alloc vNIC resources, aborting\n");
  1948. goto err_out_free_vnic_resources;
  1949. }
  1950. enic_init_vnic_resources(enic);
  1951. err = enic_set_rq_alloc_buf(enic);
  1952. if (err) {
  1953. dev_err(dev, "Failed to set RQ buffer allocator, aborting\n");
  1954. goto err_out_free_vnic_resources;
  1955. }
  1956. err = enic_set_rss_nic_cfg(enic);
  1957. if (err) {
  1958. dev_err(dev, "Failed to config nic, aborting\n");
  1959. goto err_out_free_vnic_resources;
  1960. }
  1961. err = enic_dev_set_ig_vlan_rewrite_mode(enic);
  1962. if (err) {
  1963. dev_err(dev,
  1964. "Failed to set ingress vlan rewrite mode, aborting.\n");
  1965. goto err_out_free_vnic_resources;
  1966. }
  1967. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1968. default:
  1969. netif_napi_add(netdev, &enic->napi[0], enic_poll, 64);
  1970. break;
  1971. case VNIC_DEV_INTR_MODE_MSIX:
  1972. for (i = 0; i < enic->rq_count; i++)
  1973. netif_napi_add(netdev, &enic->napi[i],
  1974. enic_poll_msix, 64);
  1975. break;
  1976. }
  1977. return 0;
  1978. err_out_free_vnic_resources:
  1979. enic_clear_intr_mode(enic);
  1980. enic_free_vnic_resources(enic);
  1981. return err;
  1982. }
  1983. static void enic_iounmap(struct enic *enic)
  1984. {
  1985. unsigned int i;
  1986. for (i = 0; i < ARRAY_SIZE(enic->bar); i++)
  1987. if (enic->bar[i].vaddr)
  1988. iounmap(enic->bar[i].vaddr);
  1989. }
  1990. static int __devinit enic_probe(struct pci_dev *pdev,
  1991. const struct pci_device_id *ent)
  1992. {
  1993. struct device *dev = &pdev->dev;
  1994. struct net_device *netdev;
  1995. struct enic *enic;
  1996. int using_dac = 0;
  1997. unsigned int i;
  1998. int err;
  1999. /* Allocate net device structure and initialize. Private
  2000. * instance data is initialized to zero.
  2001. */
  2002. netdev = alloc_etherdev(sizeof(struct enic));
  2003. if (!netdev) {
  2004. pr_err("Etherdev alloc failed, aborting\n");
  2005. return -ENOMEM;
  2006. }
  2007. pci_set_drvdata(pdev, netdev);
  2008. SET_NETDEV_DEV(netdev, &pdev->dev);
  2009. enic = netdev_priv(netdev);
  2010. enic->netdev = netdev;
  2011. enic->pdev = pdev;
  2012. /* Setup PCI resources
  2013. */
  2014. err = pci_enable_device_mem(pdev);
  2015. if (err) {
  2016. dev_err(dev, "Cannot enable PCI device, aborting\n");
  2017. goto err_out_free_netdev;
  2018. }
  2019. err = pci_request_regions(pdev, DRV_NAME);
  2020. if (err) {
  2021. dev_err(dev, "Cannot request PCI regions, aborting\n");
  2022. goto err_out_disable_device;
  2023. }
  2024. pci_set_master(pdev);
  2025. /* Query PCI controller on system for DMA addressing
  2026. * limitation for the device. Try 40-bit first, and
  2027. * fail to 32-bit.
  2028. */
  2029. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(40));
  2030. if (err) {
  2031. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2032. if (err) {
  2033. dev_err(dev, "No usable DMA configuration, aborting\n");
  2034. goto err_out_release_regions;
  2035. }
  2036. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2037. if (err) {
  2038. dev_err(dev, "Unable to obtain %u-bit DMA "
  2039. "for consistent allocations, aborting\n", 32);
  2040. goto err_out_release_regions;
  2041. }
  2042. } else {
  2043. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40));
  2044. if (err) {
  2045. dev_err(dev, "Unable to obtain %u-bit DMA "
  2046. "for consistent allocations, aborting\n", 40);
  2047. goto err_out_release_regions;
  2048. }
  2049. using_dac = 1;
  2050. }
  2051. /* Map vNIC resources from BAR0-5
  2052. */
  2053. for (i = 0; i < ARRAY_SIZE(enic->bar); i++) {
  2054. if (!(pci_resource_flags(pdev, i) & IORESOURCE_MEM))
  2055. continue;
  2056. enic->bar[i].len = pci_resource_len(pdev, i);
  2057. enic->bar[i].vaddr = pci_iomap(pdev, i, enic->bar[i].len);
  2058. if (!enic->bar[i].vaddr) {
  2059. dev_err(dev, "Cannot memory-map BAR %d, aborting\n", i);
  2060. err = -ENODEV;
  2061. goto err_out_iounmap;
  2062. }
  2063. enic->bar[i].bus_addr = pci_resource_start(pdev, i);
  2064. }
  2065. /* Register vNIC device
  2066. */
  2067. enic->vdev = vnic_dev_register(NULL, enic, pdev, enic->bar,
  2068. ARRAY_SIZE(enic->bar));
  2069. if (!enic->vdev) {
  2070. dev_err(dev, "vNIC registration failed, aborting\n");
  2071. err = -ENODEV;
  2072. goto err_out_iounmap;
  2073. }
  2074. /* Issue device open to get device in known state
  2075. */
  2076. err = enic_dev_open(enic);
  2077. if (err) {
  2078. dev_err(dev, "vNIC dev open failed, aborting\n");
  2079. goto err_out_vnic_unregister;
  2080. }
  2081. /* Issue device init to initialize the vnic-to-switch link.
  2082. * We'll start with carrier off and wait for link UP
  2083. * notification later to turn on carrier. We don't need
  2084. * to wait here for the vnic-to-switch link initialization
  2085. * to complete; link UP notification is the indication that
  2086. * the process is complete.
  2087. */
  2088. netif_carrier_off(netdev);
  2089. /* Do not call dev_init for a dynamic vnic.
  2090. * For a dynamic vnic, init_prov_info will be
  2091. * called later by an upper layer.
  2092. */
  2093. if (!enic_is_dynamic(enic)) {
  2094. err = vnic_dev_init(enic->vdev, 0);
  2095. if (err) {
  2096. dev_err(dev, "vNIC dev init failed, aborting\n");
  2097. goto err_out_dev_close;
  2098. }
  2099. }
  2100. /* Setup devcmd lock
  2101. */
  2102. spin_lock_init(&enic->devcmd_lock);
  2103. err = enic_dev_init(enic);
  2104. if (err) {
  2105. dev_err(dev, "Device initialization failed, aborting\n");
  2106. goto err_out_dev_close;
  2107. }
  2108. /* Setup notification timer, HW reset task, and wq locks
  2109. */
  2110. init_timer(&enic->notify_timer);
  2111. enic->notify_timer.function = enic_notify_timer;
  2112. enic->notify_timer.data = (unsigned long)enic;
  2113. INIT_WORK(&enic->reset, enic_reset);
  2114. for (i = 0; i < enic->wq_count; i++)
  2115. spin_lock_init(&enic->wq_lock[i]);
  2116. /* Register net device
  2117. */
  2118. enic->port_mtu = enic->config.mtu;
  2119. (void)enic_change_mtu(netdev, enic->port_mtu);
  2120. err = enic_set_mac_addr(netdev, enic->mac_addr);
  2121. if (err) {
  2122. dev_err(dev, "Invalid MAC address, aborting\n");
  2123. goto err_out_dev_deinit;
  2124. }
  2125. enic->tx_coalesce_usecs = enic->config.intr_timer_usec;
  2126. enic->rx_coalesce_usecs = enic->tx_coalesce_usecs;
  2127. if (enic_is_dynamic(enic))
  2128. netdev->netdev_ops = &enic_netdev_dynamic_ops;
  2129. else
  2130. netdev->netdev_ops = &enic_netdev_ops;
  2131. netdev->watchdog_timeo = 2 * HZ;
  2132. netdev->ethtool_ops = &enic_ethtool_ops;
  2133. netdev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
  2134. if (ENIC_SETTING(enic, LOOP)) {
  2135. netdev->features &= ~NETIF_F_HW_VLAN_TX;
  2136. enic->loop_enable = 1;
  2137. enic->loop_tag = enic->config.loop_tag;
  2138. dev_info(dev, "loopback tag=0x%04x\n", enic->loop_tag);
  2139. }
  2140. if (ENIC_SETTING(enic, TXCSUM))
  2141. netdev->features |= NETIF_F_SG | NETIF_F_HW_CSUM;
  2142. if (ENIC_SETTING(enic, TSO))
  2143. netdev->features |= NETIF_F_TSO |
  2144. NETIF_F_TSO6 | NETIF_F_TSO_ECN;
  2145. if (ENIC_SETTING(enic, LRO))
  2146. netdev->features |= NETIF_F_GRO;
  2147. if (using_dac)
  2148. netdev->features |= NETIF_F_HIGHDMA;
  2149. enic->csum_rx_enabled = ENIC_SETTING(enic, RXCSUM);
  2150. err = register_netdev(netdev);
  2151. if (err) {
  2152. dev_err(dev, "Cannot register net device, aborting\n");
  2153. goto err_out_dev_deinit;
  2154. }
  2155. return 0;
  2156. err_out_dev_deinit:
  2157. enic_dev_deinit(enic);
  2158. err_out_dev_close:
  2159. vnic_dev_close(enic->vdev);
  2160. err_out_vnic_unregister:
  2161. vnic_dev_unregister(enic->vdev);
  2162. err_out_iounmap:
  2163. enic_iounmap(enic);
  2164. err_out_release_regions:
  2165. pci_release_regions(pdev);
  2166. err_out_disable_device:
  2167. pci_disable_device(pdev);
  2168. err_out_free_netdev:
  2169. pci_set_drvdata(pdev, NULL);
  2170. free_netdev(netdev);
  2171. return err;
  2172. }
  2173. static void __devexit enic_remove(struct pci_dev *pdev)
  2174. {
  2175. struct net_device *netdev = pci_get_drvdata(pdev);
  2176. if (netdev) {
  2177. struct enic *enic = netdev_priv(netdev);
  2178. flush_scheduled_work();
  2179. unregister_netdev(netdev);
  2180. enic_dev_deinit(enic);
  2181. vnic_dev_close(enic->vdev);
  2182. vnic_dev_unregister(enic->vdev);
  2183. enic_iounmap(enic);
  2184. pci_release_regions(pdev);
  2185. pci_disable_device(pdev);
  2186. pci_set_drvdata(pdev, NULL);
  2187. free_netdev(netdev);
  2188. }
  2189. }
  2190. static struct pci_driver enic_driver = {
  2191. .name = DRV_NAME,
  2192. .id_table = enic_id_table,
  2193. .probe = enic_probe,
  2194. .remove = __devexit_p(enic_remove),
  2195. };
  2196. static int __init enic_init_module(void)
  2197. {
  2198. pr_info("%s, ver %s\n", DRV_DESCRIPTION, DRV_VERSION);
  2199. return pci_register_driver(&enic_driver);
  2200. }
  2201. static void __exit enic_cleanup_module(void)
  2202. {
  2203. pci_unregister_driver(&enic_driver);
  2204. }
  2205. module_init(enic_init_module);
  2206. module_exit(enic_cleanup_module);