wm8523.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587
  1. /*
  2. * wm8523.c -- WM8523 ALSA SoC Audio driver
  3. *
  4. * Copyright 2009 Wolfson Microelectronics plc
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/moduleparam.h>
  15. #include <linux/init.h>
  16. #include <linux/delay.h>
  17. #include <linux/pm.h>
  18. #include <linux/i2c.h>
  19. #include <linux/regmap.h>
  20. #include <linux/regulator/consumer.h>
  21. #include <linux/slab.h>
  22. #include <linux/of_device.h>
  23. #include <sound/core.h>
  24. #include <sound/pcm.h>
  25. #include <sound/pcm_params.h>
  26. #include <sound/soc.h>
  27. #include <sound/initval.h>
  28. #include <sound/tlv.h>
  29. #include "wm8523.h"
  30. #define WM8523_NUM_SUPPLIES 2
  31. static const char *wm8523_supply_names[WM8523_NUM_SUPPLIES] = {
  32. "AVDD",
  33. "LINEVDD",
  34. };
  35. #define WM8523_NUM_RATES 7
  36. /* codec private data */
  37. struct wm8523_priv {
  38. struct regmap *regmap;
  39. struct regulator_bulk_data supplies[WM8523_NUM_SUPPLIES];
  40. unsigned int sysclk;
  41. unsigned int rate_constraint_list[WM8523_NUM_RATES];
  42. struct snd_pcm_hw_constraint_list rate_constraint;
  43. };
  44. static const struct reg_default wm8523_reg_defaults[] = {
  45. { 2, 0x0000 }, /* R2 - PSCTRL1 */
  46. { 3, 0x1812 }, /* R3 - AIF_CTRL1 */
  47. { 4, 0x0000 }, /* R4 - AIF_CTRL2 */
  48. { 5, 0x0001 }, /* R5 - DAC_CTRL3 */
  49. { 6, 0x0190 }, /* R6 - DAC_GAINL */
  50. { 7, 0x0190 }, /* R7 - DAC_GAINR */
  51. { 8, 0x0000 }, /* R8 - ZERO_DETECT */
  52. };
  53. static bool wm8523_volatile_register(struct device *dev, unsigned int reg)
  54. {
  55. switch (reg) {
  56. case WM8523_DEVICE_ID:
  57. case WM8523_REVISION:
  58. return true;
  59. default:
  60. return false;
  61. }
  62. }
  63. static int wm8523_reset(struct snd_soc_codec *codec)
  64. {
  65. return snd_soc_write(codec, WM8523_DEVICE_ID, 0);
  66. }
  67. static const DECLARE_TLV_DB_SCALE(dac_tlv, -10000, 25, 0);
  68. static const char *wm8523_zd_count_text[] = {
  69. "1024",
  70. "2048",
  71. };
  72. static const struct soc_enum wm8523_zc_count =
  73. SOC_ENUM_SINGLE(WM8523_ZERO_DETECT, 0, 2, wm8523_zd_count_text);
  74. static const struct snd_kcontrol_new wm8523_controls[] = {
  75. SOC_DOUBLE_R_TLV("Playback Volume", WM8523_DAC_GAINL, WM8523_DAC_GAINR,
  76. 0, 448, 0, dac_tlv),
  77. SOC_SINGLE("ZC Switch", WM8523_DAC_CTRL3, 4, 1, 0),
  78. SOC_SINGLE("Playback Deemphasis Switch", WM8523_AIF_CTRL1, 8, 1, 0),
  79. SOC_DOUBLE("Playback Switch", WM8523_DAC_CTRL3, 2, 3, 1, 1),
  80. SOC_SINGLE("Volume Ramp Up Switch", WM8523_DAC_CTRL3, 1, 1, 0),
  81. SOC_SINGLE("Volume Ramp Down Switch", WM8523_DAC_CTRL3, 0, 1, 0),
  82. SOC_ENUM("Zero Detect Count", wm8523_zc_count),
  83. };
  84. static const struct snd_soc_dapm_widget wm8523_dapm_widgets[] = {
  85. SND_SOC_DAPM_DAC("DAC", "Playback", SND_SOC_NOPM, 0, 0),
  86. SND_SOC_DAPM_OUTPUT("LINEVOUTL"),
  87. SND_SOC_DAPM_OUTPUT("LINEVOUTR"),
  88. };
  89. static const struct snd_soc_dapm_route wm8523_dapm_routes[] = {
  90. { "LINEVOUTL", NULL, "DAC" },
  91. { "LINEVOUTR", NULL, "DAC" },
  92. };
  93. static struct {
  94. int value;
  95. int ratio;
  96. } lrclk_ratios[WM8523_NUM_RATES] = {
  97. { 1, 128 },
  98. { 2, 192 },
  99. { 3, 256 },
  100. { 4, 384 },
  101. { 5, 512 },
  102. { 6, 768 },
  103. { 7, 1152 },
  104. };
  105. static int wm8523_startup(struct snd_pcm_substream *substream,
  106. struct snd_soc_dai *dai)
  107. {
  108. struct snd_soc_codec *codec = dai->codec;
  109. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  110. /* The set of sample rates that can be supported depends on the
  111. * MCLK supplied to the CODEC - enforce this.
  112. */
  113. if (!wm8523->sysclk) {
  114. dev_err(codec->dev,
  115. "No MCLK configured, call set_sysclk() on init\n");
  116. return -EINVAL;
  117. }
  118. snd_pcm_hw_constraint_list(substream->runtime, 0,
  119. SNDRV_PCM_HW_PARAM_RATE,
  120. &wm8523->rate_constraint);
  121. return 0;
  122. }
  123. static int wm8523_hw_params(struct snd_pcm_substream *substream,
  124. struct snd_pcm_hw_params *params,
  125. struct snd_soc_dai *dai)
  126. {
  127. struct snd_soc_codec *codec = dai->codec;
  128. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  129. int i;
  130. u16 aifctrl1 = snd_soc_read(codec, WM8523_AIF_CTRL1);
  131. u16 aifctrl2 = snd_soc_read(codec, WM8523_AIF_CTRL2);
  132. /* Find a supported LRCLK ratio */
  133. for (i = 0; i < ARRAY_SIZE(lrclk_ratios); i++) {
  134. if (wm8523->sysclk / params_rate(params) ==
  135. lrclk_ratios[i].ratio)
  136. break;
  137. }
  138. /* Should never happen, should be handled by constraints */
  139. if (i == ARRAY_SIZE(lrclk_ratios)) {
  140. dev_err(codec->dev, "MCLK/fs ratio %d unsupported\n",
  141. wm8523->sysclk / params_rate(params));
  142. return -EINVAL;
  143. }
  144. aifctrl2 &= ~WM8523_SR_MASK;
  145. aifctrl2 |= lrclk_ratios[i].value;
  146. aifctrl1 &= ~WM8523_WL_MASK;
  147. switch (params_format(params)) {
  148. case SNDRV_PCM_FORMAT_S16_LE:
  149. break;
  150. case SNDRV_PCM_FORMAT_S20_3LE:
  151. aifctrl1 |= 0x8;
  152. break;
  153. case SNDRV_PCM_FORMAT_S24_LE:
  154. aifctrl1 |= 0x10;
  155. break;
  156. case SNDRV_PCM_FORMAT_S32_LE:
  157. aifctrl1 |= 0x18;
  158. break;
  159. }
  160. snd_soc_write(codec, WM8523_AIF_CTRL1, aifctrl1);
  161. snd_soc_write(codec, WM8523_AIF_CTRL2, aifctrl2);
  162. return 0;
  163. }
  164. static int wm8523_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  165. int clk_id, unsigned int freq, int dir)
  166. {
  167. struct snd_soc_codec *codec = codec_dai->codec;
  168. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  169. unsigned int val;
  170. int i;
  171. wm8523->sysclk = freq;
  172. wm8523->rate_constraint.count = 0;
  173. for (i = 0; i < ARRAY_SIZE(lrclk_ratios); i++) {
  174. val = freq / lrclk_ratios[i].ratio;
  175. /* Check that it's a standard rate since core can't
  176. * cope with others and having the odd rates confuses
  177. * constraint matching.
  178. */
  179. switch (val) {
  180. case 8000:
  181. case 11025:
  182. case 16000:
  183. case 22050:
  184. case 32000:
  185. case 44100:
  186. case 48000:
  187. case 64000:
  188. case 88200:
  189. case 96000:
  190. case 176400:
  191. case 192000:
  192. dev_dbg(codec->dev, "Supported sample rate: %dHz\n",
  193. val);
  194. wm8523->rate_constraint_list[i] = val;
  195. wm8523->rate_constraint.count++;
  196. break;
  197. default:
  198. dev_dbg(codec->dev, "Skipping sample rate: %dHz\n",
  199. val);
  200. }
  201. }
  202. /* Need at least one supported rate... */
  203. if (wm8523->rate_constraint.count == 0)
  204. return -EINVAL;
  205. return 0;
  206. }
  207. static int wm8523_set_dai_fmt(struct snd_soc_dai *codec_dai,
  208. unsigned int fmt)
  209. {
  210. struct snd_soc_codec *codec = codec_dai->codec;
  211. u16 aifctrl1 = snd_soc_read(codec, WM8523_AIF_CTRL1);
  212. aifctrl1 &= ~(WM8523_BCLK_INV_MASK | WM8523_LRCLK_INV_MASK |
  213. WM8523_FMT_MASK | WM8523_AIF_MSTR_MASK);
  214. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  215. case SND_SOC_DAIFMT_CBM_CFM:
  216. aifctrl1 |= WM8523_AIF_MSTR;
  217. break;
  218. case SND_SOC_DAIFMT_CBS_CFS:
  219. break;
  220. default:
  221. return -EINVAL;
  222. }
  223. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  224. case SND_SOC_DAIFMT_I2S:
  225. aifctrl1 |= 0x0002;
  226. break;
  227. case SND_SOC_DAIFMT_RIGHT_J:
  228. break;
  229. case SND_SOC_DAIFMT_LEFT_J:
  230. aifctrl1 |= 0x0001;
  231. break;
  232. case SND_SOC_DAIFMT_DSP_A:
  233. aifctrl1 |= 0x0003;
  234. break;
  235. case SND_SOC_DAIFMT_DSP_B:
  236. aifctrl1 |= 0x0023;
  237. break;
  238. default:
  239. return -EINVAL;
  240. }
  241. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  242. case SND_SOC_DAIFMT_NB_NF:
  243. break;
  244. case SND_SOC_DAIFMT_IB_IF:
  245. aifctrl1 |= WM8523_BCLK_INV | WM8523_LRCLK_INV;
  246. break;
  247. case SND_SOC_DAIFMT_IB_NF:
  248. aifctrl1 |= WM8523_BCLK_INV;
  249. break;
  250. case SND_SOC_DAIFMT_NB_IF:
  251. aifctrl1 |= WM8523_LRCLK_INV;
  252. break;
  253. default:
  254. return -EINVAL;
  255. }
  256. snd_soc_write(codec, WM8523_AIF_CTRL1, aifctrl1);
  257. return 0;
  258. }
  259. static int wm8523_set_bias_level(struct snd_soc_codec *codec,
  260. enum snd_soc_bias_level level)
  261. {
  262. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  263. int ret;
  264. switch (level) {
  265. case SND_SOC_BIAS_ON:
  266. break;
  267. case SND_SOC_BIAS_PREPARE:
  268. /* Full power on */
  269. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  270. WM8523_SYS_ENA_MASK, 3);
  271. break;
  272. case SND_SOC_BIAS_STANDBY:
  273. if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
  274. ret = regulator_bulk_enable(ARRAY_SIZE(wm8523->supplies),
  275. wm8523->supplies);
  276. if (ret != 0) {
  277. dev_err(codec->dev,
  278. "Failed to enable supplies: %d\n",
  279. ret);
  280. return ret;
  281. }
  282. /* Sync back default/cached values */
  283. regcache_sync(wm8523->regmap);
  284. /* Initial power up */
  285. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  286. WM8523_SYS_ENA_MASK, 1);
  287. msleep(100);
  288. }
  289. /* Power up to mute */
  290. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  291. WM8523_SYS_ENA_MASK, 2);
  292. break;
  293. case SND_SOC_BIAS_OFF:
  294. /* The chip runs through the power down sequence for us. */
  295. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  296. WM8523_SYS_ENA_MASK, 0);
  297. msleep(100);
  298. regulator_bulk_disable(ARRAY_SIZE(wm8523->supplies),
  299. wm8523->supplies);
  300. break;
  301. }
  302. codec->dapm.bias_level = level;
  303. return 0;
  304. }
  305. #define WM8523_RATES SNDRV_PCM_RATE_8000_192000
  306. #define WM8523_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
  307. SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
  308. static const struct snd_soc_dai_ops wm8523_dai_ops = {
  309. .startup = wm8523_startup,
  310. .hw_params = wm8523_hw_params,
  311. .set_sysclk = wm8523_set_dai_sysclk,
  312. .set_fmt = wm8523_set_dai_fmt,
  313. };
  314. static struct snd_soc_dai_driver wm8523_dai = {
  315. .name = "wm8523-hifi",
  316. .playback = {
  317. .stream_name = "Playback",
  318. .channels_min = 2, /* Mono modes not yet supported */
  319. .channels_max = 2,
  320. .rates = WM8523_RATES,
  321. .formats = WM8523_FORMATS,
  322. },
  323. .ops = &wm8523_dai_ops,
  324. };
  325. #ifdef CONFIG_PM
  326. static int wm8523_suspend(struct snd_soc_codec *codec)
  327. {
  328. wm8523_set_bias_level(codec, SND_SOC_BIAS_OFF);
  329. return 0;
  330. }
  331. static int wm8523_resume(struct snd_soc_codec *codec)
  332. {
  333. wm8523_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  334. return 0;
  335. }
  336. #else
  337. #define wm8523_suspend NULL
  338. #define wm8523_resume NULL
  339. #endif
  340. static int wm8523_probe(struct snd_soc_codec *codec)
  341. {
  342. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  343. int ret;
  344. wm8523->rate_constraint.list = &wm8523->rate_constraint_list[0];
  345. wm8523->rate_constraint.count =
  346. ARRAY_SIZE(wm8523->rate_constraint_list);
  347. ret = snd_soc_codec_set_cache_io(codec, 8, 16, SND_SOC_REGMAP);
  348. if (ret != 0) {
  349. dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
  350. return ret;
  351. }
  352. ret = regulator_bulk_enable(ARRAY_SIZE(wm8523->supplies),
  353. wm8523->supplies);
  354. if (ret != 0) {
  355. dev_err(codec->dev, "Failed to enable supplies: %d\n", ret);
  356. goto err_get;
  357. }
  358. ret = snd_soc_read(codec, WM8523_DEVICE_ID);
  359. if (ret < 0) {
  360. dev_err(codec->dev, "Failed to read ID register\n");
  361. goto err_enable;
  362. }
  363. if (ret != 0x8523) {
  364. dev_err(codec->dev, "Device is not a WM8523, ID is %x\n", ret);
  365. ret = -EINVAL;
  366. goto err_enable;
  367. }
  368. ret = snd_soc_read(codec, WM8523_REVISION);
  369. if (ret < 0) {
  370. dev_err(codec->dev, "Failed to read revision register\n");
  371. goto err_enable;
  372. }
  373. dev_info(codec->dev, "revision %c\n",
  374. (ret & WM8523_CHIP_REV_MASK) + 'A');
  375. ret = wm8523_reset(codec);
  376. if (ret < 0) {
  377. dev_err(codec->dev, "Failed to issue reset\n");
  378. goto err_enable;
  379. }
  380. /* Change some default settings - latch VU and enable ZC */
  381. snd_soc_update_bits(codec, WM8523_DAC_GAINR,
  382. WM8523_DACR_VU, WM8523_DACR_VU);
  383. snd_soc_update_bits(codec, WM8523_DAC_CTRL3, WM8523_ZC, WM8523_ZC);
  384. wm8523_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  385. /* Bias level configuration will have done an extra enable */
  386. regulator_bulk_disable(ARRAY_SIZE(wm8523->supplies), wm8523->supplies);
  387. return 0;
  388. err_enable:
  389. regulator_bulk_disable(ARRAY_SIZE(wm8523->supplies), wm8523->supplies);
  390. err_get:
  391. return ret;
  392. }
  393. static int wm8523_remove(struct snd_soc_codec *codec)
  394. {
  395. wm8523_set_bias_level(codec, SND_SOC_BIAS_OFF);
  396. return 0;
  397. }
  398. static struct snd_soc_codec_driver soc_codec_dev_wm8523 = {
  399. .probe = wm8523_probe,
  400. .remove = wm8523_remove,
  401. .suspend = wm8523_suspend,
  402. .resume = wm8523_resume,
  403. .set_bias_level = wm8523_set_bias_level,
  404. .controls = wm8523_controls,
  405. .num_controls = ARRAY_SIZE(wm8523_controls),
  406. .dapm_widgets = wm8523_dapm_widgets,
  407. .num_dapm_widgets = ARRAY_SIZE(wm8523_dapm_widgets),
  408. .dapm_routes = wm8523_dapm_routes,
  409. .num_dapm_routes = ARRAY_SIZE(wm8523_dapm_routes),
  410. };
  411. static const struct of_device_id wm8523_of_match[] = {
  412. { .compatible = "wlf,wm8523" },
  413. { },
  414. };
  415. static const struct regmap_config wm8523_regmap = {
  416. .reg_bits = 8,
  417. .val_bits = 16,
  418. .max_register = WM8523_ZERO_DETECT,
  419. .reg_defaults = wm8523_reg_defaults,
  420. .num_reg_defaults = ARRAY_SIZE(wm8523_reg_defaults),
  421. .cache_type = REGCACHE_RBTREE,
  422. .volatile_reg = wm8523_volatile_register,
  423. };
  424. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  425. static __devinit int wm8523_i2c_probe(struct i2c_client *i2c,
  426. const struct i2c_device_id *id)
  427. {
  428. struct wm8523_priv *wm8523;
  429. int ret, i;
  430. wm8523 = devm_kzalloc(&i2c->dev, sizeof(struct wm8523_priv),
  431. GFP_KERNEL);
  432. if (wm8523 == NULL)
  433. return -ENOMEM;
  434. wm8523->regmap = devm_regmap_init_i2c(i2c, &wm8523_regmap);
  435. if (IS_ERR(wm8523->regmap)) {
  436. ret = PTR_ERR(wm8523->regmap);
  437. dev_err(&i2c->dev, "Failed to create regmap: %d\n", ret);
  438. return ret;
  439. }
  440. for (i = 0; i < ARRAY_SIZE(wm8523->supplies); i++)
  441. wm8523->supplies[i].supply = wm8523_supply_names[i];
  442. ret = devm_regulator_bulk_get(&i2c->dev, ARRAY_SIZE(wm8523->supplies),
  443. wm8523->supplies);
  444. if (ret != 0) {
  445. dev_err(&i2c->dev, "Failed to request supplies: %d\n", ret);
  446. return ret;
  447. }
  448. i2c_set_clientdata(i2c, wm8523);
  449. ret = snd_soc_register_codec(&i2c->dev,
  450. &soc_codec_dev_wm8523, &wm8523_dai, 1);
  451. return ret;
  452. }
  453. static __devexit int wm8523_i2c_remove(struct i2c_client *client)
  454. {
  455. snd_soc_unregister_codec(&client->dev);
  456. return 0;
  457. }
  458. static const struct i2c_device_id wm8523_i2c_id[] = {
  459. { "wm8523", 0 },
  460. { }
  461. };
  462. MODULE_DEVICE_TABLE(i2c, wm8523_i2c_id);
  463. static struct i2c_driver wm8523_i2c_driver = {
  464. .driver = {
  465. .name = "wm8523",
  466. .owner = THIS_MODULE,
  467. .of_match_table = wm8523_of_match,
  468. },
  469. .probe = wm8523_i2c_probe,
  470. .remove = __devexit_p(wm8523_i2c_remove),
  471. .id_table = wm8523_i2c_id,
  472. };
  473. #endif
  474. static int __init wm8523_modinit(void)
  475. {
  476. int ret;
  477. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  478. ret = i2c_add_driver(&wm8523_i2c_driver);
  479. if (ret != 0) {
  480. printk(KERN_ERR "Failed to register WM8523 I2C driver: %d\n",
  481. ret);
  482. }
  483. #endif
  484. return 0;
  485. }
  486. module_init(wm8523_modinit);
  487. static void __exit wm8523_exit(void)
  488. {
  489. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  490. i2c_del_driver(&wm8523_i2c_driver);
  491. #endif
  492. }
  493. module_exit(wm8523_exit);
  494. MODULE_DESCRIPTION("ASoC WM8523 driver");
  495. MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
  496. MODULE_LICENSE("GPL");